Lattice Simplifies Optical Ethernet System Management Interfaces

New Reference Design Enabled Multi-Gigabit IEEE 802.3 MDIO Interface Controller Based on Small, Low Power, MachXO3 and ECP5 Families

HILLSBORO, OR -- (Marketwired) -- 08/06/14 -- Lattice Semiconductor Corporation (NASDAQ: LSCC) the leader in low power, small form factor, customizable solutions, is helping engineers quickly implement optical Ethernet designs up to 100Gb/s with the publication of a new  reference design for IEEE 802.3 Management Data Input/Output (MDIO) interface controllers.

Reference design RD1194 uses the world's smallest, lowest cost per I/O programmable platform, the MachXO3™ family, or the new ECP5™ family. The ECP5 features the industry's highest functional density with up to 85k LUTs and SERDES in tiny 10mm x 10mm packages. With their small size and low power,  MachXO3 and  ECP5 devices are perfect for implementing I/O expansion, bridging or connectivity needed to deliver Multi gigabit Ethernet applications such as CFP2/4 modules.

Designers can use the reference design to implement a simple Wishbone user logic interface that enables the user to access the PHY registers. It supports MDIO IEEE 802.3 Clause 45/22 master/slave controllers and features pre-amble pattern selection through the input port.

To learn more, please visit  www.latticesemi.com/MDIO

About Lattice Semiconductor

Lattice Semiconductor (NASDAQ: LSCC) is the leader in low power, small form factor, low cost, customizable solutions for a quickly changing connected world. From making smart consumer devices smarter, to enabling intelligent industrial automation, or connecting anything to everything in communications, electronics manufacturers around the world use Lattice's solutions for fast time to market, product innovation, and competitive differentiation. For more information, visit  www.latticesemi.com. You can also follow us via LinkedInTwitter,  Facebook or  RSS.

For Further Information:  Email Contact

Lattice Semiconductor Corporation, Lattice Semiconductor (& design), L (& design), MachXO3, ECP5, and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries.

GENERAL NOTICE: Other product names used in this publication are for identification purposes only and may be trademarks of their respective holders.




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
ESD Alliance, San Jose State University to Host Jim Hogan Talk on “IR4: The Cognitive Era” at San Jose State University Student Union Theater 211 South 9th Street San Jose CA - Sep 20, 2017
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise