EMA TimingDesigner Integrated with Cadence Allegro Sigrity SI for DDRx Sign-Off

Rochester, NY (April 1, 2014) – EMA Design Automation ( ema-eda.com), a full-service provider of Electronic Design Automation (EDA) solutions, today announced TimingDesigner 9.4, which is tightly integrated with the Cadence® Allegro® Sigrity™ SI solution to provide a unique, highly-automated timing closure environment for DDRx interface design and sign-off. “This integration allows the Sigrity solution to automatically export cycle-accurate timing simulation results to TimingDesigner for graphical viewing and analysis,” said Manny Marcano, president and CEO of EMA. “This is the only solution on the market which combines power-aware sign-off-level simulation accuracy with fully parameterized timing diagrams to ensure DDRx sign-off success.”

One of the larger challenges with DDRx design is the amount of data that needs to be analyzed to ensure a working system. Thousands of measurements must be taken by the simulation tool to help the designer qualify their interface. The majority of these measurements are relational in nature and require an understanding of all the signals involved to properly confirm that the requirement being measured has passed. Without proper context it can be very difficult to fully understand the implications of the simulation results and their effects on system timing.

Competitive simulation environments only provide the designer with a large spreadsheet consisting of a massive amount of data but no context with which to assess compliance or document timing closure. TimingDesigner is able to bring the Sigrity power-aware analysis data sets into context using timing diagrams to display the data in a visual format. The design team can then quickly, and with a high degree of confidence, identify potential problems in context and even make on-the-fly adjustments in TimingDesigner to test potential solutions before re-simulating or making a change in implementation. Upon signoff, TimingDesigner provides DDRx interface documentation showing the timing margin between all critical interface signals.

“Achieving reliable DDRx signoff is a significant challenge for our customers,” said Vinod Kariat, vice president of R&D for Simulation Products at Cadence Design Systems. “By collaborating with EMA, we are able to provide this unique DDRx timing solution leveraging the unparalleled accuracy of power-aware simulation from the Sigrity solution with the advanced visualization and static timing analysis capabilities of TimingDesigner.”

For more information or a demo of the TimingDesigner 9.4 capabilities, visit EMA at ema-eda.com/td94 or call 800-813-7494, or contact your local Cadence AE or salesperson.

About EMA Design Automation, Inc.
EMA Design Automation is a leader in product development solutions offering a complete range of electrical and mechanical CAD tools, product lifecycle management systems, services, training, and technical support.  EMA is a Cadence® Channel Partner serving all of North America and an Autodesk Authorized Value Added Reseller.  EMA manufactures EDABuilder®, the Component Information Portal™ (CIP), TimingDesigner®, and CircuitSpace®, and all are distributed through a worldwide network of value added resellers.  EMA is a privately held corporation headquartered in Rochester, New York.  Visit EMA at ema-eda.com for more information.



Contact:

Janet Roberts
EMA Design Automation
949-443-1695
Email Contact

 




Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Jobs
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Design Verification Engineer for intersil at Morrisville, NC
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise