Synopsys Announces Earnings Release Date for Third Quarter Fiscal Year 2013

MOUNTAIN VIEW, Calif., Aug. 7, 2013 — (PRNewswire) — Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced it will report results for the third quarter fiscal year 2013 on Wednesday, Aug. 21, 2013, after the market close. 

A conference call to review the results will begin at 2:00 p.m. PT (5:00 p.m. ET) and will be hosted by Aart de Geus, chairman and co-chief executive officer, and Brian Beattie, chief financial officer.

Financial and other statistical information to be discussed on this conference call will be available on the corporate website at http://www.synopsys.com, immediately before the call.  A live webcast will also be available on this site.  Participants should access the live webcast at least 10 minutes prior to the start of the call.  A webcast replay can be accessed on the corporate website beginning Wednesday, Aug. 21, 2013, at approximately 4:00 p.m. PT.  The replay will remain available until Synopsys announces its fourth quarter and fiscal year 2013 results in December 2013.  In addition, a dial-up replay of the conference call will be available beginning Aug. 21, 2013 at 4:00 p.m. PT, ending on Sept. 4, 2013 at midnight.  The replay telephone number is USA (800) 475-6701, and International (320) 365-3844, Access Code 299801.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, its software, IP and services help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at http://www.synopsys.com.

Investor Contact:
Roberta Reid
Synopsys, Inc.
(650) 584-1901

SOURCE Synopsys, Inc.

Contact:
Synopsys, Inc.
Web: http://www.synopsys.com




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec Simulator Evaluate Now

Featured Video
Jobs
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise