Jasper Design Automation Presenting Customer Verification Innovation Seminars DAC 2013

MOUNTAIN VIEW, Calif. – May 29, 2013Jasper Design Automation, the leading provider of verification solutions based on state-of-the-art formal technology, will be demonstrating its latest Apps verification solutions in booth #2346 at the Design Automation Conference (DAC), June 2-6, 2013 in Austin, Texas.

Customer seminars at DAC include presentations on:

Sequential Equivalence Verification  

Who: Oski Technologies  

When: Monday, June 3 at 10:00 a.m.

Wednesday, June 5 at 1:30 p.m.

 

Integrated Flow with ARM

Who: Duolog Technologies and Jasper Design Automation

When: Monday, June 3 at 11:00 a.m. and 3:00 p.m.

Tuesday, June 4 at 10:00 a.m. and 2:30 p.m.

Wednesday, June 5 at 10:00 a.m. and 3:00 p.m.

 

Security Path Verification

Who: Gila Logic

When: Monday, June 3 at 11:30 a.m.

Wednesday, June 5 at 11:30 a.m.

 

Adopting Formal to Increase Productivity and Quality in Verification and ARM-Based CPU Subsystem

Who: STMicroelectronics

When: Monday, June 3 at 1:30 p.m.

Tuesday, June 4 at 4:00 p.m.

 

Formal – An integral Part of Chip Design

Who: Broadcom

When: Tuesday, June 4 at 10:00 a.m.

About Jasper Design Automation

Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on state-of-the-art formal technology.  Customers include worldwide leaders in wireless, consumer, computing, and networking electronics.  Jasper technology has been an integral part of over 150 successful chip deployments.  Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia.  Visit www.jasper-da.com to reduce risks, increase design, verification and reuse productivity; and accelerate time to market.

Jasper Design Automation and the Jasper Design Automation logo are trademarks or registered trademarks of Jasper Design Automation, Inc. All other trademarks mentioned are the property of their respective companies.



Read the complete story ...


Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
DownStream: Solutions for Post Processing PCB Designs



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy