MEDIA ALERT: Cadence to Present, Showcase Advanced FinFET Design Technology at Common Platform Technology Forum 2013

SANTA CLARA, CA -- (Marketwire) -- Feb 04, 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS)

WHAT:

Cadence will showcase its joint development of advanced design technologies in partnership with the Common Platform Alliance (Samsung Electronics, IBM, and GLOBALFOUNDRIES) at the Common Platform Technology Forum on Feb. 5. Attendees can learn more about 20-nanometer and 14-nanometer FinFET standard cell and IP design, physical implementation, and extraction, timing and power signoff, as well as recent 14-nanometer tapeouts in which Cadence was involved.

In addition, Dr. Vassilios Gerousis, distinguished engineer and technologist at Cadence Design Systems (NASDAQ: CDNS), will join engineers from IBM Research to present: "Next-Generation R&D and Advanced Tools for 14-nanometers and Beyond." Gerousis will be joined by Dr. Mukesh Khare, director of Semiconductor Technology Research, and Dr. Supratik Guha, director of the Physical Sciences Department.

More information is available on the Cadence Web site.

WHERE:

  • Cadence will be at Booth #401 in the Pavilion at the Santa Clara Convention Center
  • Gerousis' presentation will be in the Mission City Ballroom

WHEN:

  • The Cadence booth will be open Feb. 5 from 11:30 a.m. to 6 p.m.
  • The presentation will be Feb. 5 from 3:50 p.m. to 4:50 p.m.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Dean Solov
Cadence Design Systems

Email Contact 
(408) 944-7226 





Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise