Aldec Webinar: ASIC/SoC Prototyping with Aldec’s New HES-7 Board

 

Webinar:          ASIC/SoC Prototyping with Aldec’s New HES-7 Board

                        Thursday, November 15, 2012

US Session

Time: 11:00am-12:00pm PST

Register for US Session

 

EU Session

Time: 3:00pm-4:00pm CET

Register for European Session

Please visit http://www.aldec.com/events for additional information about this webinar and other upcoming Aldec events.

 

Presenter:      Bill Tomas – Aldec Product Engineer

Abstract:

Aldec's newly released FPGA-based prototyping platform, HES-7™, leverages Xilinx® Virtex®-7 FPGA. Xilinx has introduced a new Stacked Silicon Interconnect technology (SSI), enabling a single Virtex-7 to have 2M logic cells, making it the industry’s largest capacity FPGA. This webinar will provide an overview of modifications to previous Xilinx architecture and the structuring of SSI technology. The webinar will also present how the Virtex-7 benefits FPGA-based prototyping platforms, and will also provide an overview of HES-7 key features.

Agenda:

  • Prototyping Boards, Build or Buy?
  • Today’s FPGA-based prototyping platforms
  • Xilinx® Virtex-7® FPGA
  • Aldec HES-7
  • Key Features  
  • Summary 
  • Q and A

 

 

 




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

True Circuits:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Reverie: All That Glitters is not Past
More Editorial  
Jobs
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Digital and FPGA Hardware Designer for Giga-tronics Incorporated at San Ramon, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
SoC Design Engineer for Intel at Santa Clara, CA
Upcoming Events
European 3D Summit 2017 at 3, parvis Louis Néel 38054 Grenoble France - Jan 23 - 25, 2017
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy