Kilopass Presentation Will Detail New Anti-Fuse Non-Volatile Memory

CTO Harry Luan to Offer View Inside Novel Kilopass Technology

Santa Clara, Calif. –– September 12, 2012 ––

Who:  Harry Luan, chief technology officer at Kilopass Technology Inc., a leading provider of semiconductor logic non-volatile memory (NVM) intellectual property (IP)

What:  Will present “Anti-Fuse Non-Volatile Memory” at MemCon 2012.  

WHEN:  Tuesday, September 18, at 2:15 p.m.

WHERE:  Santa Clara Convention Center, Santa Clara, Calif.

Kilopass will exhibit during the MemCon Networking Reception from 5:30-7 p.m. and discuss its newly introduced NVM technology. 

More information about Kilopass can be found at:  www.kilopass.com


About Kilopass

Kilopass Technology, Inc., a leading supplier of embedded NVM intellectual property, leverages standard logic CMOS processes to deliver one-time programmable (OTP) and many-time programmable (MTP) memory. With 58 patents granted or pending and more than 800,000 wafers shipped from a dozen foundries and Integrated Device Manufacturers (IDM), Kilopass has more than 100 customers in applications ranging from storage of firmware and security codes to calibration data and other application-critical information. The company is headquartered in Santa Clara, Calif. For more information, visit www.kilopass.com or Email Contact. Follow Kilopass on Twitter at http://twitter.com/#!/Kilopass_.


Contacts:

Nanette Collins
Public Relations for Kilopass Technology
Tel.: (617) 437-1822
Email Contact                                             

Jonah McLeod
Kilopass Technology
Tel.: (408) 980-8808
Email Contact




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise