Aldec Solutions Support Hardware Architecture of Zynq EPP at X-Fest 2012

HENDERSON, Nev. — (BUSINESS WIRE) — April 18, 2012 — As an X-Fest 2012 global sponsor, Aldec will visit over 22 cities worldwide to demonstrate its industry-leading functional verification platform which, combined with Xilinx ISE™, enables both software and hardware designers to address core verification requirements associated with the most recent Xilinx devices on the market such as Artix-7, Kintex-7, and Virtex-7.

As a member of their Alliance Program, Aldec works together with Xilinx to enable tools for Design Entry, HDL Simulation, Design Rule Checking, and HW Assisted Verification - providing comprehensive hardware design and verification platform for the most advanced devices in the Xilinx portfolio. X-Fest attendees will learn how Aldec-based flows address the Hardware Architecture requirements of Zynq EPP, a new class of product which combines an industry-standard ARM® dual-core Cortex™-A9 MPCore™ processing system with Xilinx 28nm programmable logic.

X-Fest 2012, a free technical training event co-hosted by Avnet and Xilinx, takes place throughout North America, Europe, Asia and Japan. Register at http://avnet.me/xfest.

                       
North America Dates Europe Dates Asia Dates
Irvine, California April 24 Oslo, Norway May 8 Beijing, China July 10
San Diego, California April 25 Munich, Germany May 10 Seoul, S. Korea July 13
San Jose, California April 26 Antwerp, Benelux May 14 Bangalore, India July 17

Boston, Massachusetts

May 1

Milan, Italy

May 15

Shanghai, China

July 20

Baltimore, Maryland May 3 Paris, France May 16 Shenzhen, China July 24
Dallas, Texas May 22 Madrid, Spain May 17 Hsinchu, Taiwan July 27
Minneapolis, Minnesota May 24 Warwickshire, UK May 17
Toronto, Canada June 5 Japan Dates
Vancouver, Canada June 7 Tokyo, Japan July 4
 

1 | 2  Next Page »



Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Sonics: Leading the industry by example
More Editorial  
Jobs
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise