AWR Expands Patent Portfolio and Receives Patent for Automatic Creation of Vias in Electrical Circuit Design

EL SEGUNDO, Calif. — (BUSINESS WIRE) — February 7, 2012AWR Corporation, the innovation leader in high-frequency EDA software, has been issued a US Patent by the United States Patent and Trademark Office for “automatic creation of vias in electrical circuit design.” Issued on December 27, 2011, patent number 8,086,991 addresses a methodology of creating and detecting crossings of conductive traces on different layers of an integrated circuit or printed circuit board.

“By connecting traces on different layers using automatically created via structures so as not to short circuit other net traces, errors are eliminated and design cycles reduced when compared to a manual design scheme of inserting via connections,” commented Dr. Joseph Pekarek, AWR founder and inventor.

The original patent application was filed on July 25, 2008, and the related feature has been available within AWR’s microwave & RF circuit design environments of Microwave Office™ and Analog Office® from that timeframe onward as part of the more commonly marketed iNets™ technology. AWR’s entire patent portfolio can be seen on line at www.awrcorp.com/patents.

About AWR

AWR, the innovation leader in high-frequency EDA software, dramatically reduces development time and cost for products employed in wireless, high-speed wired, broadband, aerospace and defense, and electro-optical applications. For more information, visit www.awrcorp.com.

Visit AWR at: AWR.TV, AWR Blogs, RSS, Facebook, Twitter, YouTube, and LinkedIn

© Copyright 2012 AWR Corporation. All rights reserved. AWR is a National Instruments Company. AWR, the AWR logo and Analog Office are registered trademarks of AWR Corporation. Microwave Office and iNets are trademarks of AWR Corporation. Other product and company names listed are trademarks or trade names of their respective companies.



Contact:

AWR Corporation
Sherry Hess
Vice President of Marketing
310-726-3000
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Verification Engineer for Ambarella at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy