AWR Expands Patent Portfolio and Receives Patent for Automatic Creation of Vias in Electrical Circuit Design

EL SEGUNDO, Calif. — (BUSINESS WIRE) — February 7, 2012AWR Corporation, the innovation leader in high-frequency EDA software, has been issued a US Patent by the United States Patent and Trademark Office for “automatic creation of vias in electrical circuit design.” Issued on December 27, 2011, patent number 8,086,991 addresses a methodology of creating and detecting crossings of conductive traces on different layers of an integrated circuit or printed circuit board.

“By connecting traces on different layers using automatically created via structures so as not to short circuit other net traces, errors are eliminated and design cycles reduced when compared to a manual design scheme of inserting via connections,” commented Dr. Joseph Pekarek, AWR founder and inventor.

The original patent application was filed on July 25, 2008, and the related feature has been available within AWR’s microwave & RF circuit design environments of Microwave Office™ and Analog Office® from that timeframe onward as part of the more commonly marketed iNets™ technology. AWR’s entire patent portfolio can be seen on line at www.awrcorp.com/patents.

About AWR

AWR, the innovation leader in high-frequency EDA software, dramatically reduces development time and cost for products employed in wireless, high-speed wired, broadband, aerospace and defense, and electro-optical applications. For more information, visit www.awrcorp.com.

Visit AWR at: AWR.TV, AWR Blogs, RSS, Facebook, Twitter, YouTube, and LinkedIn

© Copyright 2012 AWR Corporation. All rights reserved. AWR is a National Instruments Company. AWR, the AWR logo and Analog Office are registered trademarks of AWR Corporation. Microwave Office and iNets are trademarks of AWR Corporation. Other product and company names listed are trademarks or trade names of their respective companies.



Contact:

AWR Corporation
Sherry Hess
Vice President of Marketing
310-726-3000
Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Editorial
More Editorial  
Jobs
Applications Engineer for intersil at Palm Bay, FL
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Design Verification Engineer for intersil at Morrisville, NC
Upcoming Events
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise