DeFacTo releases STAR Toolbox for RTL designers to solve key design and validation problems: Clock and Power verification, Implementation of Low Power structures and ECOs

Grenoble, France, November 3rd -- DeFacTo Technologies SA today announced the STAR Toolbox for RTL design and verification engineers. Through a Tcl API and based on an RTL-to-RTL editing and verification platform, STAR provides multiple tools to help designers solve key design verification and implementation tasks before logic synthesis:

  • STAR – Ck : Structural clock verification fully at RTL between source and destination clocks with test benches generation and graphical debug capabilities
  • STAR – Power: RTL structural power verification and DRCs with automatic insertion of low power structures (isolation cells, level shifters, …)
  • STAR – Eco: Gate-level and RTL Engineering Change Order with automated generation of both gate-level and RTL.

By enabling designers to perform critical design and verification tasks at RTL, STAR tools deliver significant time savings and quality improvements. “DeFacTo has been traditionally offering EDA tools to solve Design-for-Test problems. With the STAR toolbox, we are extending our product portfolio and helping designers and verification engineers to solve challenging design and verification problems as early as at RTL. Compared to traditional EDA or in-house tools, first customer validations of the STAR Toolbox on real chips is highly promising in terms of ease of use, shortening TAT and interoperability with mainstream design and verification flows”, said Chouki Aktouf, CEO of DeFacTo Technologies.

For additional information about the STAR Toolbox, please refer the DeFacTo website: www.defactotech.com.

About DeFacTo Technologies 

DeFacTo solutions enable designers to achieve “Design & DFT” closure at RTL by delivering a high quality suite of tools which cover IP integration, design verification and DFT Signoff needs. DeFacTo is headquartered at 167 rue de Mayoussard, 38430 Moirans, France. For more information, visit us at www.defactotech.com.




Review Article Be the first to review this article
 True Circuits: Ultra PLL

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise