DeFacTo releases STAR Toolbox for RTL designers to solve key design and validation problems: Clock and Power verification, Implementation of Low Power structures and ECOs

Grenoble, France, November 3rd -- DeFacTo Technologies SA today announced the STAR Toolbox for RTL design and verification engineers. Through a Tcl API and based on an RTL-to-RTL editing and verification platform, STAR provides multiple tools to help designers solve key design verification and implementation tasks before logic synthesis:

  • STAR – Ck : Structural clock verification fully at RTL between source and destination clocks with test benches generation and graphical debug capabilities
  • STAR – Power: RTL structural power verification and DRCs with automatic insertion of low power structures (isolation cells, level shifters, …)
  • STAR – Eco: Gate-level and RTL Engineering Change Order with automated generation of both gate-level and RTL.

By enabling designers to perform critical design and verification tasks at RTL, STAR tools deliver significant time savings and quality improvements. “DeFacTo has been traditionally offering EDA tools to solve Design-for-Test problems. With the STAR toolbox, we are extending our product portfolio and helping designers and verification engineers to solve challenging design and verification problems as early as at RTL. Compared to traditional EDA or in-house tools, first customer validations of the STAR Toolbox on real chips is highly promising in terms of ease of use, shortening TAT and interoperability with mainstream design and verification flows”, said Chouki Aktouf, CEO of DeFacTo Technologies.

For additional information about the STAR Toolbox, please refer the DeFacTo website: www.defactotech.com.

About DeFacTo Technologies 

DeFacTo solutions enable designers to achieve “Design & DFT” closure at RTL by delivering a high quality suite of tools which cover IP integration, design verification and DFT Signoff needs. DeFacTo is headquartered at 167 rue de Mayoussard, 38430 Moirans, France. For more information, visit us at www.defactotech.com.




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Staff Software Engineer - (170059) for brocade at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy