Mentor Graphics Addresses the Challenges of Design and Functional Verification in Full-Day Seminar

WILSONVILLE, Ore. — (BUSINESS WIRE) — October 4, 2011Mentor Graphics Corporation (NASDAQ: MENT) today announced a full-day technical seminar on addressing the challenges of design and functional verification for complex multi-core SoC designs.

       

What:

Design and Verification in the SoC Era

 

When:

Tuesday, October 18, 2011, 9:00 AM - 3:00 PM

 

Where:

DoubleTree by Hilton Hotel San Jose, 2050 Gateway Place, San Jose, California, 95110

 

Who:

Keynote sessions delivered by John Goodenough, ARM, and Harry Foster, Mentor Graphics

 

Register:

http://www.mentor.com/events/verification/

 

1 | 2  Next Page »



Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Jobs
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise