Mentor Graphics Addresses the Challenges of Design and Functional Verification in Full-Day Seminar

WILSONVILLE, Ore. — (BUSINESS WIRE) — October 4, 2011Mentor Graphics Corporation (NASDAQ: MENT) today announced a full-day technical seminar on addressing the challenges of design and functional verification for complex multi-core SoC designs.

       

What:

Design and Verification in the SoC Era

 

When:

Tuesday, October 18, 2011, 9:00 AM - 3:00 PM

 

Where:

DoubleTree by Hilton Hotel San Jose, 2050 Gateway Place, San Jose, California, 95110

 

Who:

Keynote sessions delivered by John Goodenough, ARM, and Harry Foster, Mentor Graphics

 

Register:

http://www.mentor.com/events/verification/

 

1 | 2  Next Page »



Review Article Be the first to review this article
 True Circuits: IOT PLL

Featured Video
Jobs
Currently No Featured Jobs
Upcoming Events
RISC-V Workshop Chennai at IIT Madras Chinnai India - Jul 18 - 19, 2018
CDNLive Japan 2018 at The Yokohama Bay Hotel Tokyu Yokohama Japan - Jul 20, 2018
International Test Conference India 2018 at Bangalore India - Jul 22 - 24, 2018
MAPPS 2018 Summer Conference at The Belmond Charleston Place Charleston SC - Jul 22 - 25, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise