Teradyne Introduces New Instrumentation for the UltraFLEX Test System

NORTH READING, Mass. — (BUSINESS WIRE) — July 11, 2011Teradyne, Inc. (NYSE: TER) announces the availability of the UltraPAC80, UltraPin1600, UltraSerial10G and UltraVI80 instruments for the UltraFLEX® test system. These instruments increase the system's scalability and offer customers solutions to lower cost of test and improve time to market. New features also enable the testing of emerging SOC technology, including higher external data rates and new packaging technologies such as 3D System-In-Package. All of the instruments are currently in use by Teradyne customers.

The new instruments include:

  • UltraPAC80 - The UltraPAC80 is a high density, wideband AC Waveform source and capture option that supports up to eight source and eight capture channels, with coverage up to 80MHz. It also features dual-band source and capture per pin, on-the-fly waveform interpolation and decimation, and real-time data transfer to up to 16 independent DSP processing engines for optimum performance and throughput.
  • UltraPin1600 - The UltraPin1600 is the third generation digital option for UltraFLEX, which doubles instrument pin count to 256 pins per slot and increases maximum data rate to 1.6Gbps. It also has new features including same-cycle source synchronous capability for high speed DDR test, hardware-based Protocol Aware capability and up to 18 time domains to enable Concurrent Test of complex devices.
  • UltraSerial10G - The UltraSerial10G is a next generation, high speed serial option supporting up to 20 bidirectional ports which more than doubles the density of previous generation instrumentation. It also increases maximum data rate to 10.7Gbps. Each port on the UltraSerial10G also supports pattern, loopback and PRBS test, jitter injection, high speed eye diagram measurement, as well as hardware-based Protocol Aware functionality to test interfaces including PCI Express, Serial ATA and MIPI M-PHY.
  • UltraVI80 - The UltraVI80 is a high-density device under test (DUT) power and embedded converter option designed to test portable power management devices and other high site count SOC applications. It features 80 pins per instrument, at up to one Amp per pin, and has innovative features including hardware-based spike check and per-pin converter test capability.

Both the UltraPin1600 and the UltraSerial10G have been designed to natively support the direct testing of protocol-based device interfaces. In addition to Teradyne’s powerful pattern generator functions, the instruments contain dedicated “Protocol Aware” (PA) hardware. This unique PA implementation allows the tester hardware to automatically adapt to frequency, timing and data latency of multiple interfaces on the DUT. It also enables test engineers to create test programs using higher-level commands, without the need for traditional digital patterns. This unique functionality vastly improves time to market, tester throughput and quality of test.

“This new suite of instrumentation for the UltraFLEX will enable our customers to dramatically increase equipment efficiency and reduce operational costs,” said Gregory Smith, Computing and Communications Business Unit manager, Teradyne. “In addition, new technologies including Protocol Aware promise a radical improvement in engineering efficiency which will bring customers' devices to market faster, even with the ever-increasing complexity of SOC devices in the high-end consumer, wireless and computing markets.”

About Teradyne

Teradyne (NYSE: TER) is the leading supplier of Automatic Test Equipment used to test complex electronics used in the consumer electronics, automotive, computing, telecommunications, and aerospace and defense industries. In 2010, Teradyne had sales of $1.6 billion. For more information, visit www.teradyne.com. Teradyne® is a registered trademark of Teradyne, Inc. in the U.S. and other countries. All product names are trademarks of Teradyne, Inc. (including its subsidiaries) or their respective owners.

Editor’s Note: For product photography and other resources, please visit Teradyne’s press room at: http://www.teradyne.com/pressRoom/index.html


Jessica Faulkner, 978-370-1437
Public Relations
Email Contact

Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Design Verification Engineer for intersil at Morrisville, NC
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, PA
Applications Engineer for intersil at Palm Bay, FL
Upcoming Events
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018
DATE '18: Design, Automation and Test in Europe at International Congress Center Dresden Ostra-Ufer 2 Dresden Germany - Mar 19 - 23, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise