SEMATECH to Showcase Advanced Technologies and Manufacturing Methods at SEMICON West 2011

Presentations and public workshops will share data, strategies, and best practices in advanced materials, lean manufacturing methods, and 3D interconnects

ALBANY, N.Y. — (BUSINESS WIRE) — June 22, 2011 — Through a wide range of lectures and workshop sessions, SEMATECH and International SEMATECH Manufacturing Initiative (ISMI) will present a variety of technology solutions and manufacturing methods from July 11–15 at SEMICON West in San Francisco, CA.

SEMATECH and ISMI experts will report their latest advances in new materials and device structures and lithography with a special focus on addressing key opportunities and challenges in 3D interconnect technology.

“Both SEMATECH and ISMI recognize that the industry needs innovative and practical solutions for continued scaling of semiconductor technologies that can easily be incorporated into real-world manufacturing environments,” said Dan Armbrust, president and CEO, SEMATECH. “This year’s SEMICON West will be an important forum for our industry to come together and find best ways to address complex technology challenges. We look forward to sharing our technical knowledge and best practices to help drive our industry forward.”

Several SEMATECH experts are scheduled to speak on the SEMICON West TechXPOT Stage, in the North and South Halls of the Moscone Center, including:

  • Raj Jammy, SEMATECH’s vice president of Emerging Technologies, “Heterogeneous Integration of High Mobility Ge/III-V Channels on Si,” July 12 at 11 a.m.
  • David Gilmer, SEMATECH’s project engineer of Advanced Memory Technologies, “Metal-Oxide based RRAM Materials and Development,” July 12 at 11:30 a.m.
  • Stefan Wurm, SEMATECH’s associate director of Lithography, “EUV Mask Infrastructure (EMI) Partnership,” July 13 at 11:05 a.m.
  • Sitaram Arkalgud, SEMATECH’s director of Interconnect, will co-moderate panel session 1 in the 3D in the Deep Submicron Era, July 13 at 1:50 p.m.
  • Chris Hobbs, SEMATECH’s CMOS scaling program manager of Front End Process, “Non-Planar CMOS Device Challenges and Opportunities,” July 14 at the NCCAVS Advanced Process and Integration in Semiconductor Technologies session.

Additionally, SEMATECH and ISMI experts will host and present at various public workshops, at the Marriott Marquis, during SEMICON West:

  • Equipment suppliers will identify opportunities and bridge understandings on enabling 3D technology in the wafer handling process space at the workshop Enabling 3D: Temporary Bonding Workshop on July 11 at 1 p.m.
  • Equipment suppliers and end users will meet to address topics such as SEMI S23 reporting and goals, applying high temperature process cooling water on process tools, and idle mode interface for process equipment subsystems at the ISMI Equipment Energy Workshop on July 12 at 8 a.m.
  • Equipment suppliers will share their plans on how new and existing wafer metrology technologies can be used, modified, or enhanced to measure and improve 3D interconnect processes at SEMATECH's 3D Metrology Workshop on July 13 at 12:00 p.m.
  • Co-sponsored by SEMI and ISMI, the EDA Workshop will focus on the equipment data acquisition (EDA) interface requirements and implementation for the 0710 standards freeze level. Participants will be able to discuss with industry experts how the changes for the new freeze level can be implemented and evaluated on July 13 at 1 p.m.
  • A day-long preview of this year’s International Technology Roadmap for Semiconductors will be offered at the Summer ITRS Public Conference on July 13.
  • Hosted by SEMATECH, in collaboration with Fraunhofer IZFP, the fifth workshop on Stress Management for 3D ICs using Through Silicon Vias will discuss product-level reliability, including product qualification, product level test requirements, and failure analysis on July 14 at 9 a.m.
  • Co-organizing and/or speaking at various SEMI standards workshops in 3D interconnect, lithography, and manufacturing.

Some of SEMATECH’s and ISMI’s most prominent technologists in the nanoelectronics industry will be attending SEMICON West. To arrange for meeting attendance or interviews with executives and technical experts, please contact Email Contact.


For over 20 years, SEMATECH® (, the international consortium of leading semiconductor manufacturers, has set global direction, enabled flexible collaboration, and bridged strategic R&D to manufacturing. Today, we continue accelerating the next technology revolution with our nanoelectronics and emerging technology partners.

1 | 2  Next Page »

Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Sr. staff ASIC Design Engineer -2433 for Microchip at San Jose, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy