MoSys Participates at Design & Reuse’s IP-SOC Days

SANTA CLARA, Calif. — (BUSINESS WIRE) — April 25, 2011 — MoSys (NASDAQ: MOSY):


MoSys (NASDAQ: MOSY), a leading provider of serial chip-to-chip communications solutions that deliver unparalleled bandwidth performance for next generation networking systems and advanced system-on-chip (SoC) designs, will be presenting “ SerDes in High-Reliability, Long Reach Systems” at D&R’s IP-SOC Days. MoSys will also participate in the vendor Expo.

What: MoSys’ presentation, “SerDes in High Reliability, Long Reach Applications,” explores the challenges facing designers implementing systems that are compliant to 10GBASE-KR and CEI11-LR standards. System timing and noise issues will be explained in detail, along with the architectural and circuit techniques required to meet the stringent requirements associated with PLL implementation and receiver equalization.
Design & Reuse’s IP-SoC Days is the largest and most focused event dealing with silicon IP in Santa Clara. In its second year, the event is uniquely tailored for silicon IP and design professionals. An excellent networking event, attendees will see and learn about the most current technology from leading vendors.
When: Tuesday, April 26, 2011
The one-day conference starts at 8:45 a.m. with an introduction from Design & Reuse’s CEO. Speakers continue throughout the day, ending at 6 p.m. The Expo runs concurrent to the speakers; however, breaks are assigned during the day to allow attendees to meet with Expo participants.
Where: Hilton Santa Clara


4949 Great America Parkway


Santa Clara, CA 95054

1 | 2  Next Page »

Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise