Tanner EDA to Demonstrate Version 15.11 of Full-flow Analog Design Suite and TowerJazz PDK at ChipEx 2011

MONROVIA, California – April 20, 2011 --  At ChipEx 2011, Tanner EDA, the catalyst for innovation for the design, layout and verification of analog and mixed-signal integrated circuits (ICs), will demonstrate the latest version of their full-flow analog design suite, HiPer Silicon, and the TowerJazz process design kit (PDK) for analog designers. ChipEx 2011 takes place in Tel Aviv, Israel, on May 3rd and 4th, 2011.


What: Demonstrating version 15.11 of the company’s HiPer Silicon full-flow design suite, which gives designers a complete analog design flow from schematic capture, circuit simulation, and waveform probing to physical layout and verification. HiPer Silicon v15.11 contains new features and functionality, including:

When:  Tuesday, May 3rd through Wednesday, May 4th, 2011

Where: New Artech Technologies booth, #5, at ChipEx 2011, the annual international event of the Israeli semiconductor industry, at the Hilton convention center in Tel Aviv. This professional industry event is produced by TAPEOUT magazine in cooperation with the GSA (Global Semiconductor Alliance).

About Tanner EDA

Tanner EDA provides a complete line of software solutions that catalyze innovation for the design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs) and MEMS. Customers are creating breakthrough applications in areas such as power management, displays and imaging, automotive, consumer electronics, life sciences, and RF devices. A low learning curve, high interoperability, and a powerful user interface improve design team productivity and enable a low total cost of ownership (TCO). Capability and performance are matched by low support requirements and high support capability as well as an ecosystem of partners that bring advanced capabilities to A/MS designs.

Founded in 1988, Tanner EDA solutions deliver just the right mixture of features, functionality and usability. The company has shipped over 33,000 licenses of its software to more than 5,000 customers in 67 countries.

 

HiPer Verify and HiPer Silicon are trademarks of Tanner Research, Inc. All other trademarks and trade names are the property of their respective owners.

 

###

 

Media Contacts:

Linda Marchant, Cayenne Communication, 919-451-0776, Email Contact

 




Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Jobs
RF IC Design Engineering Manager for Intel at Santa Clara, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Acoustic Systems Test Engineer for Cirrus Logic, Inc. at Austin, TX
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Applications Engineer for intersil at Palm Bay, FL
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise