AppliedMicro’s PacketPro Multi-core APM8639x SoC Family Supports Subsystem Isolation with Asymmetric Multiprocessing

SLIMpro intelligent SoC management enables each core to run independent subsystems to enable high reliability with protection from inter-core interference

SUNNYVALE, Calif. — (BUSINESS WIRE) — March 31, 2011 — Applied Micro Circuits Corporation, or AppliedMicro (NASDAQ: AMCC), today announced the availability of “Diamondback” APM86392 and APM86391, the newest members of its PacketPro™ family of multi-core embedded processing devices. Through an innovative asymmetric multiprocessing (AMP) capability, these devices enable two or more independent subsystems to operate concurrently with effective isolation on a single chip. This feature improves application performance and offers higher reliability. It is also designed to provide an easier migration to multicore designs with greater flexibility for a wide range of embedded applications in networking, storage, printing, imaging, and multimedia access systems.

Traditional multi-core processors force software engineers to dedicate one of the cores as a master to control the operations of the other slave cores. By harnessing innovative features of the PacketPro family enabled by AppliedMicro’s Scalable Lightweight Intelligent Management processor (SLIMpro™) subsystem, developers can implement AMP on APM8639x processors without dedicating one of the cores as a master. This enables completely separate and isolated partitions on a single chip, each with independent operating systems, applications, software, processing bandwidth, I/O and cache. Each subsystem is decoupled from other subsystems during software updates, crashes, rebooting, peak performance demands or other events that can interrupt continuous operations.

“In instances of a system fail requiring complete reboot, the PacketPro allows the decoupling of cores without interruption or impact of other subsystems running on the same embedded SoC device,” said Jim Johnston, Senior Director of Marketing at AppliedMicro. “Before this, both subsystems would have to be taken down to reboot one operating system due to dependencies from shared cache memory and other resources. AppliedMicro’s approach provides each processor with separate and virtualized access to processor resources that one subsystem can continue operation even if any of the other ones becomes inoperative.”

Additionally, AppliedMicro’s AMP approach is designed to aid developers who are migrating from single-core to multi-core designs by allowing them to consolidate several applications onto one SoC without the re-engineering that typically accompanies porting of software to a multi-core environment, thereby reducing overall development time and bill-of-material costs while accelerating time to market. The PacketPro family of devices also utilizes the SLIMpro subsystem to manage multiple power islands on the SoC to meet low-power, energy efficiency requirements.

“Working hand-in-hand with our customers gave AppliedMicro great insight on the needs of next-generation platforms,” said Vinay Ravuri, Vice President and General Manager, Processor Business Unit. “PacketPro asymmetric multiprocessing is one of the capabilities developers need because they must effectively manage multiple operating systems and applications on a single chip. The non-blocking architecture of PacketPro is arbitrated by superior queue management and traffic management so that each individual application never suffers from a lack of processing resources, ensuring the highest reliability and uninterrupted performance.”

AppliedMicro’s Diamondback APM86391 single core devices and APM86292 dual-core processors feature PowerPC® 465 processing cores operating at up to 1.0GHz with floating point units, 32 KB I- and 32KB D-cache, 256 KB L2 cache per processor, 32-bit DDR at 1066 Mbps DDR3 memory controller with optional ECC. High-speed interfaces consist of GE ports with in-line classification, security and TCP/IP offload, three single lane PCI-e Gen 2, two USB 2.0 host with integrated PHYs, one USB 2.0 OTG with integrated PHY, and one SATA 2.0 ports.

The Serengeti evaluation platform is available now running up to 1.0GHz and exposes all interfaces available on the SoC. The PacketPro family is supported by an ecosystem of third-party suppliers such as WindRiver® , VxWorks®, Free BSD®, Enea®, NetBSD and others.

Samples quantities of AppliedMicro’s APM8639x SoCs are available now with production quantities expected later this year. For more information about PacketPro and other AppliedMicro processing products, visit: http://www.apm.com/products/process.html

AppliedMicro Overview

AppliedMicro is a global leader in energy conscious computing solutions for telco, enterprise, data center, consumer and SMB applications. With a 30-year heritage as an innovator in high-speed connectivity and high performance embedded processing, AppliedMicro employs patented Power Architecture® SoCs to provide energy efficient products that can deliver up to a 40 percent reduction in power consumption without sacrificing performance. AppliedMicro's corporate headquarters are located in Sunnyvale, California. Sales and engineering offices are located throughout the world. For further information regarding AppliedMicro, visit the company’s Web site at http://www.apm.com.

Applied Micro Circuits Corporation, AMCC, AppliedMicro, the AppliedMicro logo, PacketPro and SLIMpro are trademarks or registered trademarks of Applied Micro Circuits Corporation. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The PowerPC name and logo are registered trademarks of IBM Corporation and used under license therefrom. All other product or service names are the property of their respective owners.



Contact:

Corporate Contact:
AppliedMicro
Tally Kaplan Porat, 408-702-3139 (o)
408-483-8370 (c)
Email Contact
or
Media Contact:
The Bernard Group
Tom Murphy, 831-661-0260 (o)
831-402-4142 (c)
Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec Webinar Nov 30

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Jobs
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Senior SW Developer for EDA Careers at San Jose, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise