Lattice and Helion Technology Announce Compression and Encryption IP Cores for the LatticeECP3 FPGA Family

HILLSBORO, OR -- (MARKET WIRE) -- Mar 28, 2011 -- Lattice Semiconductor Corporation (NASDAQ: LSCC) and Helion Technology today announced a portfolio of Compression and Encryption IP cores, available now, for the LatticeECP3™ FPGA family. The portfolio features a Payload Compression System core that enables improved utilization of constrained channel bandwidth, making it ideal for use in Microwave Backhaul applications, Broadband Wireless Access for 802.16e (WiMAX), and, potentially, other Multi-Link Multi-In Multi-Out (MIMO) applications. The IP core is seamlessly scalable from 500Mbps to over 3Gbps in the LatticeECP3 device, and may be used in typical networking applications at either Layer 2 or Layer 3. The IP core uses a very robust and mature implementation of the LZRW lossless compression algorithm, which has been in production use by Helion customers for more than five years.

Additionally, the LZRW lossless compression core is available separately for applications more suited to embedded implementations. The core is available in Compress only, Expand only, or combined Compress/Expand versions, and supports data rates over 500Mbps.

Helion is best known for its comprehensive suite of solutions implementing AES (the Advanced Encryption Standard). Helion was first to market in 2000 with a wide range of commercial AES cores when the standard was not widely known. AES is now pervasive and found in many standards, covering commercial, military and government applications. Helion offers a broad range of solutions carefully tailored to each requirement and engineered for optimal use in FPGAs, based on more than a decade of experience with AES. In each case, options allow the user to trade-off resources and performance to achieve an elegant and efficient solution.

The Helion Fast Hash core family implements the NIST-approved SHA-1, SHA-256, SHA-384 and SHA-512 secure hash algorithms compliant to FIPS 180-3 and the legacy MD5 hash algorithm compliant to RFC1321. These high performance secure hash cores are available in single or dual-mode versions and have been designed specifically for use in the LatticeECP3 FPGA family. Additionally, for implementations that are more resource-constrained relative to performance, a super compact "Tiny" Hash core is also available that offers full multi-mode support plus a rich feature set.

For accelerating Public/Private key protocols, the Helion Modular Exponentiation core offers an easy to use and highly scalable solution. The core is available in several versions, each sharing an identical interface but differing in the number of clock cycles required to perform each operation.

"We are pleased to make a significant number of our Data Security and Compression IP Core products available for use with the LatticeECP3 FPGA family," said Graeme Durant, CEO of Helion Technology, U.K. "Our quality IP cores have been crafted to achieve their very best performance in the LatticeECP3 FPGA, and thoroughly tested to ensure compliance with any associated standard."

"Our goal with Helion Technology is to provide access to a world class, mature and robust Compression and Encryption IP portfolio that enables our customers to jumpstart their FPGA-based development," said Lalit Merani, Senior Manager of Product Marketing at Lattice Semiconductor. "With a broad array of IPs supported both a la carte as well as integrated into system IPs, our mid-range LatticeECP3 FPGA family provides the lowest power, highest value solution for our customers."

About the LatticeECP3 FPGA Family
The LatticeECP3 FPGA family is comprised of the lowest power, SERDES-enabled FPGAs in the market today. The family's five FPGAs offer standards-compliant, multi-protocol 3.2G SERDES, DDR1/2/3 memory interfaces and high performance, cascadable DSP slices that are ideal for RF, baseband and image signal processing. Toggling at 1Gbps, the LatticeECP3 FPGAs also feature fast LVDS I/O as well as embedded memory of up to 6.8 Mbits. Logic density varies from 17K LUTs to 149K LUTs with up to 586 user I/O. The LatticeECP3 FPGA family is ideally suited for deployment in high volume cost- and power-sensitive video camera and display, wireline and wireless infrastructure applications.

About Helion Technology
Established in 1992, Helion Technology, based in Cambridge, England, offers a range of product proven Data Security and Lossless Compression IP cores, backed by a highly experienced and professional design services capability. While Helion specializes in providing higher performance data encryption, authentication and compression IP cores, the company is also able to provide specific design consultancy services due to its deep expertise in the field of data security.

For pricing or additional technical information, please contact Helion Technology by visiting

About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit Follow Lattice via Facebook, RSS and Twitter.

Lattice Semiconductor Corporation, Lattice (& design), L (& design), LatticeECP3 and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries.

GENERAL NOTICE: Other product names used in this publication are for identification purposes only and may be trademarks of their respective holders.

Brian Kiernan
Corporate Communications Manager 
Lattice Semiconductor Corporation 
503-268-8739 voice
503-268-8193 fax

Email Contact 

Review Article Be the first to review this article
CST Webinar Series


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Upcoming Events
SEMICON Europe at Grenoble France - Oct 25 - 27, 2016
ARM TechCon 2016 at Santa Clara Convention Center Santa Clara CA - Oct 25 - 27, 2016
Call For Proposals Now Open! at Santa Clara Convention Center, Santa Clara, CA California CA - Oct 25 - 27, 2016
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy