ATopTech Place and Route Engine Included in TSMC’s EDA 28nm Routing Qualification Report

SAN JOSE, Calif. — (BUSINESS WIRE) — March 22, 2011 — ATopTech, Inc., the leader in next generation physical design solutions, has completed compliance test of the company’s Aprisa place and route engine for TSMC’s 28nm process technology. The latest version of Aprisa is now qualified and ready for designs in TSMC’s 28nm process. TSMC’s EDA qualification reports are available at TSMC-Online.

TSMC extensively tested Aprisa to ensure its compliance with 28nm process requirements, including design rules and design for manufacturing (DFM) practices. The results meet TSMC's accuracy and quality standards. Independent of TSMC’s tests, ATopTech has added additional functionality in Aprisa and Apogee, the company’s floor planning and chip assembly tool, in anticipation of 28nm design challenges.

“Having ATopTech’s place and route tool qualified for TSMC’s 28nm process technology is an important milestone,” said Suk Lee, director of design infrastructure marketing at TSMC. ”We are pleased with the progress of ATopTech supporting TSMC 28nm technology.”

“ATopTech's P&R technology is architected specifically for design in advanced technology,” said Jue-Hsien Chern, CEO of ATopTech. “Qualifying for TSMC’s 28nm process technology reiterates our commitment to always delivering cutting-edge solutions to our customers.”

About ATopTech

ATopTech, Inc., is the technology leader in IC physical design. ATopTech’s technology offers the fastest time to design closure focused on advanced technology nodes. The use of state-of-the-art multi-threading and distributed processing technologies speeds up the design process, resulting in unsurpassed project completion times. For more information, see

Aprisa and Apogee are trademarks and ATopTech is a registered trademark of ATopTech, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.




Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact


Review Article Be the first to review this article

Featured Video
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Design Verification Engineer for intersil at Morrisville, North Carolina
Applications Engineer for intersil at Palm Bay, Florida
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
ESC Conference Boston at boston MA - Apr 18 - 19, 2018
IEEE Women in Engineering International Leadership Conference at 150 W San Carlos St San Jose CA - May 21 - 22, 2018

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise