Disruption in library offering for the 90 nm LP process with Dolphin Integration's new generation of High Density Standard Cells

Meylan, France - February 18, 2011 - The SESAME HD architecture of Standard Cells is the unexpected alternative to conventional 7 or 8-track libraries, for its cost and power reduction capabilities at major foundries in 90 nm LP process.

SESAME HD meets the requirements of high volume applications based on area-sensitive designs from high-density consumer and portable devices.

Highlights

  • Low die cost
  • Up to 7% smaller area compared to conventional libraries
  • 6-track high cells
  • Only Metal 1 used for cell design
  • Up to 50% less leaky
  • Multiple VT support
  • Compliant with low power flow
  • Easy implementation
  • Delivered with scripts for an automated optimization at each step of the implementation flow (optional)
  • Custom PVT support
  • Optimal Design for Yield
  • Design methodology ensuring High-Yield circuits despite Mismatch
  • Specification of OCV margins
  • Support for temperature inversion corners

Have a quick look at the Presentation Sheet

To request an access to the evaluation kit, please click here
Registered users can get the Front End Package including technical documentation.




Review Article Be the first to review this article


Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy