EdXact Grows Business by More Than 60%, Reports Sixth Consecutive Profitable Quarter

GRENOBLE, France — (BUSINESS WIRE) — February 1, 2011EdXact SA, physical layout verification specialist best known for netlist reduction software Jivaro, announced a successful 2010 for its business and the completion of the sixth consecutive quarter of profitability.

"Our customer list is approaching 25 companies including 10 of the world’s top 15 semiconductor companies,“ said Mathias Silvant, President and CEO of EdXact. “We are delighted with the adoption of our Model Order technology for netlist reduction by new customers and we are grateful to our existing customers who keep on relying on our tools for advanced designs suffering from interconnect parasitics.”

"The adoption of our tools is directly linked to the increased difficulties of designing integrated circuits suffering from unwanted physical effects. For instance consider standard cell characterization: at 90nm or 65nm, interconnect parasitics could simply be neglected. At 45nm or 28nm, the parasitics play an increasing role and the number of devices in the netlist is growing exponentially,” explained Daniel Borgraeve, VP of Sales at EdXact.

2010 was marked by the adoption of EdXact‘s Jivaro tool by the world's largest semiconductor foundry for its first AMS reference flow. 2010 was also marked by adoptions of EdXact’s second generation toolset, named Comanche. While Jivaro is helpful to speed up accurate simulations with parasitics, Comanche intelligently analyzes parasitics databases in order to pinpoint problems without the need to run repetitive simulations.

About EdXact

Founded in 2004, EdXact SA focuses on electronic design tools aimed at physical verification tasks. EdXact’s innovative model order reduction technology helps accelerate extensive backend verifications in complex IC design cycles. EdXact is headquartered in Grenoble area, France with sales offices in Japan, Korea, Taiwan and India. For additional information: http://www.edxact.com

 

 



Contact:

Press Contact
Chantal Cochini – l’Ops, Conseil & Ingénierie des communications
Tel: +33 6 22 98 03 80
Email: Email Contact




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
Peggy AycinenaIP Showcase
by Peggy Aycinena
ARM: A Gnawing Sense of Unease
More Editorial  
Jobs
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
DownStream: Solutions for Post Processing PCB Designs
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy