Sidense Memory IP Qualified at Three GLOBALFOUNDRIES Processes

OTTAWA -- (MARKET WIRE) -- Jan 18, 2011 -- Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) OTP IP cores, announced today that the Company has qualified its OTP (one-time programmable) SiPROM products in three GLOBALFOUNDRIES CMOS processes -- 180nm, 130nm and 65nm. Customers are using Sidense OTP implemented by GLOBALFOUNDRIES in a wide range of products, targeting such diverse applications as USB and touch screen controllers, silicon clocks, power management chips, HDMI controllers and configurable storage.

Sidense's SiPROM, ULP and SLP families of OTP macros are available for top-tier silicon foundry and IDM processes in several configurations ranging from 16 bits up to 512 Kbits, supporting word widths up to 128 bits. Customers designing chips with Sidense memory for GLOBAL FOUNDRIES processes are using the Company's OTP macros in densities from 64 bits to 128 Kbits.

"We are seeing a rapidly increasing demand for qualified OTP memory IP over a wide range of process nodes," said Todd Humes, Vice President of R&D at Sidense. "Through close cooperation with GLOBALFOUNDRIES we are able to supply our customers with a broad range of OTP macros at several popular nodes to meet their embedded non-volatile storage requirements and help give them a competitive edge."

About Sidense Corp.
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required and no impact on product yield. The Company's innovative one-transistor 1T-Fuse™ architecture provides the industry's smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (NVM) IP solution. With over 70 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.

Sidense SiPROM, SLP and ULP memory products, embedded in over 150 customer designs, are available from 180nm down to 40nm and are scalable to 28nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Media Contacts:
Susan Cain 
Cain Communications for Sidense
Tel: 503-538-2747 
Email: 
Email Contact

Jim Lipman
Sidense
Tel : 925-606-1370
Email : 
Email Contact 





Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Sonics: Leading the industry by example
More Editorial  
Jobs
Senior SW Developer for EDA Careers at San Jose, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise