Call for Papers: Electronic Design Process Symposium (EDPS) 2011

April 7 & 8, 2011, Monterey Beach Hotel, Monterey, CA

Sponsored by the

IEEE Computer Society’s D esign A utomation T echnical C ommittee (DATC) and the C ouncil on E lectronic D esign A utomation (CEDA)

The Electronic Design Processes Symposium (EDPS) provides a forum for a cross-section of the design community to discuss state-of-the-art electronic design processes and CAD methodologies. The workshop focuses on the improvement of the overall design process, rather than on the functions of the individual tools themselves. Visit www.eda.org/edps to see the list of past EDPS speakers and presentations.

Session Themes:

  • Parallel EDA
  • High-Level Design - including Requirements-Driven Design Flows
  • Cloud computing - including Software as a Service
  • Low-Power Design - with Solution Mapping to 2009 ITRS Roadmap
  • 3D ICs

Authors should submit full-length, original and unpublished papers (maximum 20 pages in single-column double spaced format, or 6 pages in double-column conference proceedings format) along with author contact information. Proposals for special and panel sessions may also be submitted; a 1-page description along with organizer contact information is required. Send papers and proposals to: Email Contact, attention Program Committee.

 

Important Dates:

Feb. 28         Submission Deadline

Mar. 17         Acceptance Notification

Mar. 30         Camera Ready Copy

Apr.  7 On site Registration

 

Important Web Sites:

www.eda.org/edps

www.montereybeachresort.com

www.itrs.net/Links/2009ITRS/Home2009.htm  [Design, p. 39]




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
Verific: SystemVerilog & VHDL Parsers
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy