Call for Papers: Electronic Design Process Symposium (EDPS) 2011

April 7 & 8, 2011, Monterey Beach Hotel, Monterey, CA

Sponsored by the

IEEE Computer Society’s D esign A utomation T echnical C ommittee (DATC) and the C ouncil on E lectronic D esign A utomation (CEDA)

The Electronic Design Processes Symposium (EDPS) provides a forum for a cross-section of the design community to discuss state-of-the-art electronic design processes and CAD methodologies. The workshop focuses on the improvement of the overall design process, rather than on the functions of the individual tools themselves. Visit www.eda.org/edps to see the list of past EDPS speakers and presentations.

Session Themes:

  • Parallel EDA
  • High-Level Design - including Requirements-Driven Design Flows
  • Cloud computing - including Software as a Service
  • Low-Power Design - with Solution Mapping to 2009 ITRS Roadmap
  • 3D ICs

Authors should submit full-length, original and unpublished papers (maximum 20 pages in single-column double spaced format, or 6 pages in double-column conference proceedings format) along with author contact information. Proposals for special and panel sessions may also be submitted; a 1-page description along with organizer contact information is required. Send papers and proposals to: Email Contact, attention Program Committee.

 

Important Dates:

Feb. 28         Submission Deadline

Mar. 17         Acceptance Notification

Mar. 30         Camera Ready Copy

Apr.  7 On site Registration

 

Important Web Sites:

www.eda.org/edps

www.montereybeachresort.com

www.itrs.net/Links/2009ITRS/Home2009.htm  [Design, p. 39]




Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Jobs
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Senior DSP Firmware Engineer for Cirrus Logic, Inc. at Austin, TX
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise