Call for Papers: Electronic Design Process Symposium (EDPS) 2011

April 7 & 8, 2011, Monterey Beach Hotel, Monterey, CA

Sponsored by the

IEEE Computer Society’s D esign A utomation T echnical C ommittee (DATC) and the C ouncil on E lectronic D esign A utomation (CEDA)

The Electronic Design Processes Symposium (EDPS) provides a forum for a cross-section of the design community to discuss state-of-the-art electronic design processes and CAD methodologies. The workshop focuses on the improvement of the overall design process, rather than on the functions of the individual tools themselves. Visit www.eda.org/edps to see the list of past EDPS speakers and presentations.

Session Themes:

  • Parallel EDA
  • High-Level Design - including Requirements-Driven Design Flows
  • Cloud computing - including Software as a Service
  • Low-Power Design - with Solution Mapping to 2009 ITRS Roadmap
  • 3D ICs

Authors should submit full-length, original and unpublished papers (maximum 20 pages in single-column double spaced format, or 6 pages in double-column conference proceedings format) along with author contact information. Proposals for special and panel sessions may also be submitted; a 1-page description along with organizer contact information is required. Send papers and proposals to: Email Contact, attention Program Committee.

 

Important Dates:

Feb. 28         Submission Deadline

Mar. 17         Acceptance Notification

Mar. 30         Camera Ready Copy

Apr.  7 On site Registration

 

Important Web Sites:

www.eda.org/edps

www.montereybeachresort.com

www.itrs.net/Links/2009ITRS/Home2009.htm  [Design, p. 39]




Review Article Be the first to review this article
Featured Video
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
Senior DSP Architect / System Engineer for General Dynamics Mission Systems at Scottsdale, AZ
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Upcoming Events
FPGA 2017 at 350 Calle Pincipal, Marriott Hotel Monterey CA - Feb 22 - 24, 2017
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy