Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble

How to apply efficient verification to mixed signal IP? Will a SuperSpeed USB 3.0 digital IP run on an 8-bit microcontroller? Find the answers during Evatronix sessions.

Bielsko-Biala/Poland — November 15, 2010 — Evatronix SA has announced today the presentation of two technical papers at the annual IP –SoC Conference in Grenoble, France on Nov 30th - Dec 1st, 2010. The speeches will address the key issues in the SoC design domain – verification and application development. The 2010 IP-SoC Conference will be the 6th consecutive IP-SoC event to which Evatronix contributes with technical papers.

SESSION 1 - SYSTEMATIC APPROACH TO VERIFICATION OF A MIXED SIGNAL IP. HSIC PHY CASE STUDY

This paper discusses the verification process of a mixed signal core of an HSIC PHY. After explaining the specific topic related with HSIC comparison to USB, Evatronix will demonstrate the verification strategy. It will be explained from the top level point of view, together with detailed description covered in subsequent sections. Then the system level testbench and interoperability testbenches will be explained parallel to local testbenches for analog block characterization. Finally, the testchip verification procedure will be presented. The methodology is based on robust analog and digital design flows, where the usage of mixed signal simulators allows combining these flows and increases level of the verification.

SESSION 2 – USB 3.0 APPLICATION BUILDING USING LOW PERFORMANCE 8-BIT MICROCONTROLLER

During this session Michal Jedrak, Technical Marketing Manager at Evatronix, will present the aspects of building a SuperSpeed USB 3.0 application using a low performance 8-bit microcontroller, taking an 8051 derivative as an example. After a technical overview of the USB technology and its performance, the example architectures will be discussed and followed by description of target applications based thereon. Besides the architectural view also the software side and its performance will be discussed. To give the full view the silicon area demands and power consumption will also be presented.




Review Article Be the first to review this article
CST: Webinar Feb 16, 2017

ALDEC:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Synopsys: Is 40 the new 20?
More Editorial  
Jobs
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
SoC Design Engineer for Intel at Santa Clara, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Upcoming Events
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
International Solid-State Circuits Conference (ISSCC) at San Francisco CA - Feb 5 - 9, 2017
CST: Webinars Begin on February 9



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy