Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble

How to apply efficient verification to mixed signal IP? Will a SuperSpeed USB 3.0 digital IP run on an 8-bit microcontroller? Find the answers during Evatronix sessions.

Bielsko-Biala/Poland — November 15, 2010 — Evatronix SA has announced today the presentation of two technical papers at the annual IP –SoC Conference in Grenoble, France on Nov 30th - Dec 1st, 2010. The speeches will address the key issues in the SoC design domain – verification and application development. The 2010 IP-SoC Conference will be the 6th consecutive IP-SoC event to which Evatronix contributes with technical papers.

SESSION 1 - SYSTEMATIC APPROACH TO VERIFICATION OF A MIXED SIGNAL IP. HSIC PHY CASE STUDY

This paper discusses the verification process of a mixed signal core of an HSIC PHY. After explaining the specific topic related with HSIC comparison to USB, Evatronix will demonstrate the verification strategy. It will be explained from the top level point of view, together with detailed description covered in subsequent sections. Then the system level testbench and interoperability testbenches will be explained parallel to local testbenches for analog block characterization. Finally, the testchip verification procedure will be presented. The methodology is based on robust analog and digital design flows, where the usage of mixed signal simulators allows combining these flows and increases level of the verification.

SESSION 2 – USB 3.0 APPLICATION BUILDING USING LOW PERFORMANCE 8-BIT MICROCONTROLLER

During this session Michal Jedrak, Technical Marketing Manager at Evatronix, will present the aspects of building a SuperSpeed USB 3.0 application using a low performance 8-bit microcontroller, taking an 8051 derivative as an example. After a technical overview of the USB technology and its performance, the example architectures will be discussed and followed by description of target applications based thereon. Besides the architectural view also the software side and its performance will be discussed. To give the full view the silicon area demands and power consumption will also be presented.




Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise