Sidense Exhibiting at SMIC 2010 Symposium

OTTAWA and SANTA CLARA, CA -- (MARKET WIRE) -- Oct 01, 2010 --


What
Sidense exhibiting at SMIC 2010 Symposium
Booth #2

Where
Santa Clara Convention Center
5001 Great America Parkway
Santa Clara, California 95054

When
Oct. 8, 2010
12-5:30PM

Who
Jim Lipman, Sidense Marketing Director

About Sidense
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required and no impact on product yield. The Company's innovative one-transistor 1T-Fuse™ architecture provides the industry's smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (NVM) IP solution. With over 70 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.

Sidense OTP memory, embedded in over 100 customer designs, is available from 180nm down to 40nm and is scalable to 28nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com

About the SMIC Symposium
The symposium, with a theme of "Partnership for Success," is one of five scheduled worldwide in 2010. This year's event marks the ten-year-anniversary for SMIC.The event will showcase SMIC's most up-to-date manufacturing offerings and design technology in the IC industry and should attract several hundred customers, design service providers, technology partners and vendors from around the world.

 

Add to Digg Bookmark with del.icio.us Add to Newsvine

 

For more information or to schedule a meeting with Sidense please contact:

Jim Lipman
Sidense

Email Contact
925-606-1370 





Review Article Be the first to review this article
Featured Video
Jobs
ASIC FPGA Verification Engineer for General Dynamics Mission Systems at Bloomington, MN
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Upcoming Events
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy