SynaptiCAD's GOF fixes Logic Equivalence Check Failures

SynaptiCAD's Verilog netlist editor, Gates-on-the-Fly (GOF), has recently been updated to support easy correction of logic equivalence failures introduced during modifications to post-synthesis netlists, using equivalence check reports from either Cadence's Conformal LEC or Synopsys's Formality. SynaptiCAD has also published a white paper, Gates-on-the-Fly fixes Logic Equivalence Check Failures, that describes how the updated GOF was used to find and fix failures indentified by Cadence's Conformal tool at a customer site.

 

GOF fixes Logic Equivalence Check Failures

GOF Overview

GOF graphically analyzes and edits large Verilog netlists that have been generated from a synthesis or layout tool. Netlists sometimes require changes to either meet timing closure specifications, fix functional logic bugs, or to repartition a design. Using GOF's unique "incremental schematic" technology, you can easily find, view, and edit specific logic cones in your design on a schematic to visualize just the paths you need to see without unnecessary clutter.

For more information on Gates-on-the-Fly see the Gates-on-the-Fly Product Page.

Pricing and Availability

Gates-on-the-Fly is available on Windows and Linux. A perpetual license sells for $5000 on Windows. Leasing options are also available. For more information, contact SynaptiCAD at phone (800)804-7073 or (540)953-3390, fax (540)953-3078, email: sales@syncad.com, web www.syncad.com

Marketing Contact

For any questions concerning this press release please contact Donna Mitchell at 540-953-3390 or email at Email Contact. High-resolution images can be downloaded directly from SynaptiCAD's web site at www.syncad.com.




Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Jobs
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise