GateRocket CEO Details Best Tools for FPGA Design at ESC Boston Wednesday, September 22

BEDFORD, MA -- (MARKET WIRE) -- Sep 07, 2010 -- GateRocket® Inc. President and CEO Dave Orecchio will conduct a class, " Best Tools for Verification and Debug of FPGAs" at this month's ESC Boston.

WHO: GateRocket®, supplier of advanced FPGA design and debug solutions for Xilinx and Altera programmable devices.

WHAT: With improvements to the FPGA design flow, such as those that device native methodologies deliver, FPGAs will continue to grow as an important design consideration in production systems, even as platforms for complex embedded systems that contain multiple functional blocks and subsystems.

WHEN: 3:15pm, Wednesday, Sept. 22, ESC Boston

WHERE: Room 103, Hynes Convention Center, Boston

WHY: A recent FPGA Journal survey indicated that the process for identifying and fixing FPGAs by looping from the lab, where a bug is identified, back through simulation, synthesis, and place and route adds between 92 and 148 days to the FPGA design process. GateRocket has shown that its solutions can reduce this process by 55% or more by allowing the same bugs to be found and fixed during the simulation phase. According to FPGA Journal editor Kevin Morris: "By allowing the simulator to perform like the development board, many of us would be inclined to do more of our debug there, saving us some big time in the lab later on."

About GateRocket: GateRocket, Inc., located in Bedford, Mass., offers electronic engineers the first Device Native® verification and debug solution for advanced FPGA semiconductor devices. The company's RocketVision software debug tool and its RocketDrive hardware verification system enables users to verify and debug advanced FPGA designs faster and with higher quality for greatly improved time-to-market, and realize more reliable and predictable results. Learn more about GateRocket online at www.gaterocket.com and sign up for a free webinar.

All trademarks mentioned herein are the property of their respective owners.

Contact:
Mike Sottak
Wired Island
(408) 876-4418

Email Contact

www.gaterocket.com   





Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
DownStream: Solutions for Post Processing PCB Designs
S2C: FPGA Base prototyping- Download white paper
DownStream: Solutions for Post Processing PCB Designs



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy