ASSET and IPextreme Collaborate to Enable ScanWorks as an IEEE 1149.7 Test Solution

Once Integrated with IPextreme’s IP, ScanWorks Will Perform IEEE 1149.7 Chip and Board Tests

RICHARDSON, Texas — (BUSINESS WIRE) — July 14, 2010 — ASSET® InterTech, Inc., the leading supplier of tools for embedded instrumentation, will integrate intellectual property (IP) from IPextreme into its ScanWorks® platform for embedded instruments to enable chip and circuit board tests under the new IEEE 1149.7 reduced-pin boundary-scan standard.

“IPextreme leads the market with the industry’s first IEEE 1149.7 synthesizable IP,” said Pierre Xavier-Thomas, vice president of engineering, IPextreme. “We are excited about working with ASSET to accelerate the availability of IEEE 1149.7 tools in the marketplace. This will enlarge the IEEE 1149.7 ecosystem and benefit end users.”

The IEEE 1149.7 standard requires fewer pins on chips than the original IEEE 1149.1 boundary-scan standard (JTAG). 1149.7 enhances 1149.1 with new test and debug capabilities well suited for testing system-on-a-chip devices, multi-chip modules and stacked multi-die chips. IEEE 1149.7 can implement a standard JTAG interface with two pins instead of the four required by IEEE 1149.1.

“We expect IEEE 1149.7 to have a significant impact in the mobile market where circuit board space is at a premium and test access scarce,” said Adam Ley, ASSET’s chief technologist for boundary scan and a major technical contributor to IEEE 1149.7. “IEEE 1149.7 is also invaluable as an enabling technology for tests that utilize embedded instruments in complex silicon. With IPextreme’s contribution, ScanWorks will be able to access and control these instruments via 1149.7.”

“Texas Instruments, a major contributor to the IEEE 1149.7 specification, worked closely with companies such as ASSET to accelerate the adoption of this technology in the test industry,” said Gary Swoboda, chief technical officer of emulation technology at TI. “There is a growing ecosystem of semiconductor IP, verification suites, and chip and board test tools for IEEE 1149.7.”


ASSET is the leading supplier of tools for embedded instrumentation. The ScanWorks platform provides automation, access and analysis in one environment. Users can quickly and easily validate and test semiconductors, circuit boards or entire systems during every phase of a product's life, including design, manufacturing/repair and field maintenance. ASSET InterTech is located at 2201 North Central Expressway, Suite 105, Richardson, TX 75080. Call 888-694-6250, fax 972-437-2826, e-mail Email Contact or visit


Bob Greenfield, 972-254-2887
Email Contact
Alan Sguigna, 972-664-3105
Email Contact

Review Article Be the first to review this article
Featured Video
More Editorial  
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Verification Engineer for Ambarella at Santa Clara, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy