Tiempo Names EDA Industry Veteran Steve Svoboda VP of Business Development as Company Expands to US to Address Demand for Innovative Clockless Chip Design Technology

SAN JOSE, CA -- (MARKET WIRE) -- Jun 14, 2010 -- Tiempo, SAS, a developer of innovative clockless technology for the design of low power integrated circuits (ICs), today announced it has named EDA industry veteran Steve Svoboda as Vice President of Business Development. Svoboda will oversee the company's expansion into the North American market, including opening a Silicon Valley-based office to service semiconductor and systems companies requiring next-generation low power solutions.

This announcement coincides with the exhibit and demonstration of Tiempo's technology for embedded low power applications at the 2010 Design Automation Conference in Anaheim, California.

Svoboda joins Tiempo from Cadence Design Systems, where he held a variety of senior-level marketing management positions, helping lead global initiatives in key product and service areas for the EDA leader. Prior to that, he was a marketing and business development director at Synopsys, Inc. where he oversaw programs in support of that company's Design Reuse tools and IP business lines. Previously, Svoboda also worked at The Alta Group (a former subsidiary of Cadence); GTE Government Systems; and Fluor Corporation.

"Steve brings a great deal of experience and a proven track record of success in bringing new products to market and growing businesses in the chip design industry. He joins us at an important junction in our company's evolution as our unique clockless design technology is ideally positioned to address demanding low power requirements that are so prevalent today," said Serge Maginot, founder and CEO of Tiempo. "We are confident his background and network of relationships will play a critical role in our expansion into the US market, and help us further proliferate our solutions for asynchronous style design."

Tiempo's IP and design technology are ideally-suited to address the stringent power consumption, security, and performance needs of a wide variety of applications, including embedded electronics, mobile consumer products, automotive, mil-aero, and electronic transaction systems. Tiempo enables designers to apply asynchronous/clockless design techniques to lower SoC power consumption and raise performance, while leveraging most of their current design flows and methodologies.

In his new role, Svoboda will oversee Tiempo's sales and marketing operations in North America and help form a global strategy for developing key customers, partnerships and other relationships within the chip design ecosystem.

"This is a once-in-a-lifetime opportunity to help build a company with a truly game-changing solution. Tiempo's patented clockless design technology clearly addresses the critical issues which have been holding back the broader use of asynchronous technology, and I believe Tiempo's technology is poised for widespread adoption over the next several years," said Svoboda.

Svoboda holds two US patents and has been widely published in chip design journals. He has masters degrees from Stanford University in Engineering Management and Electrical Engineering, and undergraduate degrees from Johns Hopkins University in Economics and Electrical Engineering/Computer science.

About Tiempo
Tiempo SAS was founded in 2007 by experienced chip design industry veterans Serge Maginot and Marc Renaudin. Its focus is on developing technology for use in semiconductors requiring low power and/or highly-secure operating characteristics. Its patented clockless, delay-insensitive approach to chip design is delivered as highly efficient IP cores that can be implemented using standard EDA tools and formats. Tiempo's solution enables low power design without sacrifices in performance, security or other critical operating requirements impacted by traditional low power design techniques. Tiempo is headquartered near Grenoble, France, with US offices in California. More information can be found at www.tiempo-ic.com.

All trademarks referred to are properties of their respective owners.

For more information, contact:
Alban d'Halluin 
+33 4 7661 1000 

Email Contact 

Mike Sottak
Wired Island
+1 408 876 4418

Email Contact 

Review Article Be the first to review this article
CST: Webinar October 19, 2017


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise