Jasper Design Automation Formal Technology Newsletter Q2 2010

DAC 2010 is fast approaching!

Please visit Jasper, Booth 1337, to learn about the latest advances in formal verification technology.

Register now
for informative product demos with Jasper experts, and discover how we deliver targeted ROI across the spectrum of applications for formal from architectural exploration to post-silicon debug.

Jasper is participating in numerous industry and technical programs: for complete details visit the
Jasper Events Page on our website. Highlights include:

DAC User Track Technical Sessions / Case Studies in Formal Verification Industry Events

  Scott Meeth, NVIDIA (formerly with Sun Microsystems)
Scott Meeth on using Jasper for RTL verification, protocol certification and post-silicon debug
Watch Video...

  Matt Hsu, Matthew A. Hsu Consulting
Matt Hsu discusses formal verification and how Jasper has helped in a wide variety of verification contracts with major electronics companies.
Watch Video...


Brian Bailey, Verification Consultant and Guru, techbites.com
Brian Bailey, verification savant, comments on the advantages of Jasper Design Automation for formal verification.
Watch Video...

  8 New Videos on Jasper Applications:
Architectural Verification
RTL Development
RTL Block Verification

Protocol Certification
Low Power Verification
SoC Integration
Post-silicon Verification
Design and IP Leverage

  Viewpoint: Maximizing the value of your IP
Some amazing statistics: Third-party semiconductor IP is now a $1 billion per year business, with thousands of suppliers. One-third of all logic in a design is now reused legacy IP, and that figure will grow to 50 percent by 2015.

  Formal Verification for Challenging Low-Power Designs
Low-power designs have become ubiquitous in today’s world. Designers of consumer and mobile products create aggressive low-power designs to compete on extended battery life. Tethered device designers (e.g., servers and routers) want to reduce cost of ownership. More...


Formal Analysis: A Valuable Tool for Post-Silicon Debug
The verification of today’s bleeding-edge chips requires the best methodology and tools, including the application of high-capacity formal verification technologies throughout the design flow, from architectural exploration to post-silicon debug. More...

  EDA technologies to watch out for at DAC 2010
It may occasionally feel that innovation in the EDA industry has flat-lined along with the revenue. But using our definition of innovation, it hasn’t. EDA technology’s objective must surely be to increase its users’ effectiveness and efficiency - and continuous improvement is generally the way to get there. More...


The Holy Grail of Unified Coverage: What’s the Reality?
Verification engineers and their managers are intrigued by the idea of a unified coverage standard that can combine data from heterogeneous sources (different verification methods, tools from different vendors, etc.) not only into a single database, but into a single integrated coverage measurement and metrics system. This is a wonderful dream that is best approached step-wise. More...


OCP-IP Papers & Presentations
OCP and Verification of Configurable OCP Interfaces –
John Moondanos, Lawrence Loh, Holly Stump, Jasper Design Automation

Download Presentation


What is Formal Verification?
Functional verification is a critical element in the development of today’s complex digital designs. Hardware complexity growth continues to follow Moore’s Law, but verification complexity is even more challenging.


Twitter of RTL Design – Welcome to Behavioral Indexing!
If you haven’t heard of Twitter you perhaps are living in an internet vacuum J On a positive note, the reach and impact of SNS (Social Networking Sites) into our internet life is hard to ignore – whether it is Twitter, Facebook, LinkedIn etc. To me, a successful SNS tries to capture “what is in going on in your mind right now”? More...



EDA Express (Japanese)
ポストシリコンデバッグにお けるフォーマル技術の適用 Jasper Design Automation


EDA Express (Japanese)
SOCインテグレーションに おけるフォーマル検証の適用 Jasper Design Automation


Elektronik i Norden (Swedish)
Formal verifiering i datorutveckling.


ElectroniqueS (French)
L'analyse formelle, outil précieux pour le débogage post-silicium.



See Jasper Formal Verification in Action at DAC June 13-18, Booth 1337
Visit Jasper Design Automation at the upcoming Design Automation Conference, Booth 1337, in Anaheim June 13-18 to learn about the latest advances in formal verification technology.


Design Automation Conference and Electronic Design Automation Consortium
Host DAC 2010 Kick-Off Reception

The Executive Committee of the Design Automation Conference (DAC) and the EDA Consortium (EDAC) will host their annual Kick-Off Reception at this year’s conference in Anaheim, California. The reception will be held at the Hilton Anaheim at 6:00 p.m. on Sunday, June 13, 2010. More...


Jasper’s Kathryn Kranen Re-Elected As EDAC Vice Chair
Jasper Design Automation, provider of advanced formal technology solutions, today announced its President and CEO, Kathryn Kranen, has been re-elected as Vice Chair of the Electronic Design Automation (EDA) Consortium. As a board member for the past six years she has been active in promoting the contributions of private EDA companies, as well as demonstrating the significant return on investment (ROI) EDA brings to the semiconductor industry. More...


  47th Design Automation Conference (DAC 2010)
June 13-18
Anaheim Convention Center, California, USA

Come see Jasper at Booth #1337
Register now at http://www.jasper-da.com/dac2010/dacreg.php

CAV 2010
  22nd International Conference on Computer Aided Verification (CAV 2010)
July 15-19
Edinburgh, UK

  SAME Conference
October 6-7
Sophia Antipolis, France
"New Technologies in Formal Verification for Increased Design and Verification Productivity"
by Adam Morawiec and Norris Ip, Jasper Design Automation

  Formal Methods in Computer Aided Design (FMCAD 2010)
October 20-23
Lugano, Switzerland
Contact Ziyad Hanna, Program Committee.


Jasper Users Group Meeting
November 01-02
Techmart, Santa Clara, CA

To meet with the design and verification deployment experts at Jasper at any of the above events,
please send email to info@jasper-da.com or call 1.650.966.0266.

Jasper Design Automation, 100 View Street, Suite 101, Mountain View, CA 94041, USA
Tel: +1 650 966 0200 Fax: +1 650 625 9840

Review Article Be the first to review this article

Downstream : Solutuions for Post processing PCB Designs

Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
SEMICON Southeast Asia 2018 at New Malaysia International Trade & Exhibition Centre (MITEC) Kuala Lumpur Malaysia - May 22 - 24, 2018
Methodics User Group Meeting at Maxim Integrated 160 Rio Robles San Jose CA - Jun 5 - 6, 2018
IEEE 5G World FOrum at 5101 Great America Parkway Santa Clara CA - Jul 9 - 11, 2018
PCB WEST 2018 Conference & Exhibition at Santa Clara Convention Center Santa Clara CA - Sep 11 - 13, 2018
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise