DAC Knowledge Center - May 13

DAC.com Knowledge Center

Message from the Editor

Seven new articles are now live at the DAC.com Knowledge Center. 

The Wednesday keynote speaker, Dr. Bernard Meyerson, is an IBM Fellow; he presently serves as the Vice President for Innovation, and leader of IBM's Global University Relations Function, within IBM's Corporate HQ organization. Gabe Moretti's discussion with Dr. Meyerson is now in the Knowledge Center.  New are two viewpoints, one on how EDA developers' imagination contributes to successful tool development, and one on IP vendor requirements (from the winner of the recent EDN Innovation Award for Silicon Intellectual Property). Two white papers address the Open SystemC Initiative's AMS modeling standard and how design teams can get started with static verification.  A technical article from Mentor and STMicroelectronics shows the potential of new links between diagnosis and yield learning. Finally, authors from Global Unichip preview their 2010 User Track presentation on a timing budgeting flow for SiP co-design. 

General topics

From Prediction to Realization: Creativity in EDA
By Gabe Moretti
 
Tested and Tried: The Right Way to Evaluate Your IP Vendor  
By Ed Bard  
 

 
front end design topics

Getting Started With Static Verification  
By Ping Yeung, Ph.D.
 
SystemC AMS Extensions: Solving the Need for Speed
By Martin Barnasconi
 
Imagining Verification Success  
By Rajiv Kumar
 

 
back end design topics

Leveraging Diagnosis for Yield Analysis
By Geir Eide, Davide Appello
 
A Precise Timing Budgeting Flow for SiP Co-design
By Tsung-Ying Tsai, Shi-Hao Chen, Yi-Feng Chen
 
 
 
DAC Highlights




 

 

DAC.com Knowledge Center

Message from the Editor

Seven new articles are now live at the DAC.com Knowledge Center. 

The Wednesday keynote speaker, Dr. Bernard Meyerson, is an IBM Fellow; he presently serves as the Vice President for Innovation, and leader of IBM's Global University Relations Function, within IBM's Corporate HQ organization. Gabe Moretti's discussion with Dr. Meyerson is now in the Knowledge Center.  New are two viewpoints, one on how EDA developers' imagination contributes to successful tool development, and one on IP vendor requirements (from the winner of the recent EDN Innovation Award for Silicon Intellectual Property). Two white papers address the Open SystemC Initiative's AMS modeling standard and how design teams can get started with static verification.  A technical article from Mentor and STMicroelectronics shows the potential of new links between diagnosis and yield learning. Finally, authors from Global Unichip preview their 2010 User Track presentation on a timing budgeting flow for SiP co-design. 

General topics

From Prediction to Realization: Creativity in EDA
By Gabe Moretti
 
Tested and Tried: The Right Way to Evaluate Your IP Vendor  
By Ed Bard  
 

 
front end design topics

Getting Started With Static Verification  
By Ping Yeung, Ph.D.
 
SystemC AMS Extensions: Solving the Need for Speed
By Martin Barnasconi
 
Imagining Verification Success  
By Rajiv Kumar
 

 
back end design topics

Leveraging Diagnosis for Yield Analysis
By Geir Eide, Davide Appello
 
A Precise Timing Budgeting Flow for SiP Co-design
By Tsung-Ying Tsai, Shi-Hao Chen, Yi-Feng Chen
 
 
 
DAC Highlights



Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise