Xilinx and Hitachi Information & Communication Engineering Announce New Virtex-6 FPGA-Based LogicBench Series Platform for System-Level Design Verification in Japan

New platform for Japanese domestic market slashes embedded system development time, delivers 2.4X logic density over previous Virtex FPGA-based LogicBench generation

SAN JOSE, Calif., May 12 — (PRNewswire) — Xilinx K.K., the Japanese subsidiary of the world's leading supplier of programmable platforms, Xilinx, Inc. (Nasdaq: XLNX), and Hitachi Information & Communication Engineering, Ltd., today announced a new LogicBench® series.  LogicBench is proven system-level design verification platform. The new series uses Xilinx® Virtex®-6 LX760, the fastest and highest performance FPGA, and other Virtex-6 FPGA sub-families. Hitachi Information & Communication Engineering also launched sales for the Japanese domestic market today.

(Photo:  http://www.newscom.com/cgi-bin/prnh/20100512/SF03790)

(Logo:  http://www.newscom.com/cgi-bin/prnh/20020822/XLNXLOGO)

Hitachi Information & Communication Engineering will exhibit and give demonstrations of the new LogicBench series and its VirtualTurbo®-III hardware–software co-development platform at the 13th Embedded Systems Expo and Conference (ESEC) from May 12 through 14 at Tokyo Big Sight (Booth No. East Hall 38-7).

LogicBench series are verification platforms for algorithm design, large-scale integration (LSI) feature testing, hardware–software integration testing, FPGA prototyping system verification, and all other system design processes. By combining system-level modeling technology, it enables architecture exploration for LSI development and advanced software development from an early stage and provides an ideal prototyping environment for developing image-processing, network, and other devices requiring complex algorithms. Since its first release in 1998, over 500 LogicBench modules for about 60 sites have been sold, making it one of the most popular platforms in Japan's prototyping market. Virtex-6 is the sixth generation of Xilinx's flagship Virtex FPGAs designed into the LogicBench series.

"Growing ASIC development risks in the prototyping market are prompting increased use of FPGAs for prototyping and, likewise, mass production," said Masahiro Yamada, general manager of the DesignBench System Solution Department, Embedded Technology Division, Hitachi Information & Communication Engineering. "The latest LogicBench series incorporating Virtex-6 FPGA provides 2.4X the logic density of the previous generation, facilitating the building of large-scale prototyping environments that are in demand now. Since the greater scale and speed it offers should result in wider usage for algorithm verification at upstream design stages and other applications, we anticipate that the new LogicBench series will generate about 1.2 billion yen worth of business annually."

"Hitachi Information & Communication Engineering has adopted our FPGAs in five generations of LogicBench," said Sam Rogan, president of Xilinx K.K. "Its development teams know a great deal about development environments, and their ability to provide solid solutions is rated very highly in the prototyping market. We'll continue to align with Hitachi Information & Communication Engineering to enable further reductions in large-scale LSI development time and provide other benefits to the industry."

The Virtex-6 LX760 device is a key component of the new LogicBench series, offering unrivaled performance and speed, and ideally suited for any application requiring intensive computational performance and high logic density. For example, the new large-capacity device enables designers to use FPGAs to prototype or emulate a greater range of LSI designs.  Virtex-6 LX760 device offers a higher I/O count than competing FPGAs to simplify partitioning of large LSI logic across multiple FPGAs. In addition, Virtex-6 LX760 device provides flexible SelectIO™ technology and 25,920 kbit Block RAM to meet system-leveled verification as well as advanced verification of applications.

Main features of the new LogicBench series


LogicBench Virtex-6
4 FPGA module

LogicBench Virtex-6
2 FPGA module


PCI Express® board


Virtex-6 LX760 FPGA x 4

Virtex-6 LX760 FPGA x 1
Virtex-6 LX550T FPGA x 1

Virtex-6 LX550T FPGA x 1
Virtex-6 LX240T FPGA x1

Logic density

Scale of 24M ASIC gates
(2.4x current products)

Scale of 10M ASIC gates

Sale of 5M ASIC gates


  • 40-layer high-density printed circuit board (120mm X 140mm) with direct wiring with inter-signal loss cue, SI-optimized design
  • 500MHz signal connection speed between FPGAs (2.5x faster than the previous generation)
  • Support for up to eight PCI Express® Gen2 lanes
  • To be used as LogicBench base board



Large-capacity DDR3-SDRAM

Large-capacity DDR3-SDRAM


High-speed LVDS

Industry daughter card standard FMC (FPGA mezzanine card)

  • Industry daughter card standard FMC (FPGA mezzanine card)
  • PC interoperation option available (see note)


Ideal for mobile device base-band processing, development prototyping of multi-processor and other ultra-large-scale ASIC applications

Ideal for verification of communications, image processing, and other memory-intensive processes running in realtime

  • Hardware–software co-development
  • Accelerating algorithm design and logical simulations

Note: Transactor API available for C/C++ program, logical simulation, (TLM2.0 interface-compliant) SystemC simulation, and virtual prototyping environments

1 | 2  Next Page »

Review Article Be the first to review this article

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Technical Support Engineer for EDA Careers at Freemont, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy