Samplify Introduces New Compression Technology to Lower Costs for Mobile Operators Migrating to 4G

Company’s Prism IQ Algorithm Reduces Fiber Optic Costs When Connecting 4G Remote Radio Units in Wireless Base Stations

SAN JOSE, Calif., April 26 — (PRNewswire) — EMBEDDED SYSTEMS CONFERENCE -- Samplify Systems, Inc., a leading provider of signal compression technology, semiconductors, and solutions, today announces Prism™ IQ compression technology optimized for wireless infrastructure applications using the Common Public Radio Interface (CPRI) standard.  Samplify's Prism IQ compression technology reduces the fiber optic bandwidth requirements for wireless base stations by over 2:1, reducing the bit rate by half and saving mobile operators significant CAPEX and ongoing OPEX as they migrate to fourth generation technologies.  

(Logo: http://www.newscom.com/cgi-bin/prnh/20080411/AQF028LOGO )

“With 4G, mobile operators are facing expensive upgrades to their fiber optic infrastructure at tower and building sites for the deployment of remote radio units,” says Al Wegener, Founder, Chairman and CTO of Samplify Systems.  “By working with our wireless OEM customers, Samplify has proven better than 2:1 reduction in this fiber optic capacity while providing a test equipment level of signal quality.”

First introduced for 3rd generation systems, CPRI is a leading standard for carrying baseband (I/Q) data across fiber optic connections between radio units at the top, and baseband units at the bottom of the base station tower.  For 4G, the fiber optic capacity increases from less than 3 Gbps to up to 6 Gbps, or even multiple 6 Gbps links in the case of TD-LTE within China.  

Prism IQ Features:

Samplify’s Prism IQ algorithm provides the following enhancements for wireless applications:

  • Optimized for complex (I/Q) baseband signals, providing up to 4 dB improvement in error vector magnitude (EVM) performance than Samplify’s current algorithm
  • New DelayTrak™ mode ensures low latency across high speed SERDES links while enabling system architects to design to a target compression ratio
  • Multi-channel support to lower latency for multiple low bandwidth signals:  A single Prism IQ compression core can operate on interleaved samples from multiple carriers, effectively increasing the sample rate thereby lowering the latency due to pipelining

Prism IQ Algorithm to Form the Cornerstone of Future Signal-Chain Silicon Solutions

Samplify is working closely with the wireless infrastructure ecosystem to develop the next generation of discrete and FPGA-based implementations leveraging its Prism IQ compression technology.  Samplify recently partnered with IDT to develop signal-chain solutions, which require the high-speed transmission of large quantities of data from the top of the tower to the baseband processors at the bottom.  Currently, this is being done using discrete devices and FPGAs.

Samplify is exhibiting at the Embedded Systems Conference, Silicon Valley, Booth 3028, from April 26-29th at the McEnery Convention Center in San Jose, CA.

About Samplify

Samplify is a venture-funded solution provider of signal compression technology and semiconductor products.  Headquartered in Santa Clara, CA, Samplify’s customers include wireless infrastructure, medical imaging, and industrial control companies.  Samplify’s technology and semiconductor products, including the SAM1600 family, have won multiple industry awards for innovation, including the first data converter with integrated data compression.  Additional information about Samplify can be found at www.samplify.com.

Prism is a trademark and simply the bits that matter is a registered trademark of Samplify Systems.  

SOURCE Samplify Systems, Inc.

Contact:
Samplify Systems, Inc.
Allan Evans, VP Marketing of Samplify
Phone: +1-408-260-4011
Email Contact
Nancy Sheffield of Tsantes Consulting Group
Phone: +1-408-410-9928
Email Contact for Samplify
Web: http://www.samplify.com




Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Jobs
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise