Nangate Announces the Footprint Compatible IPO Module for Power Reduction and Faster Timing Closure in Physical Design

An advanced design optimization solution is now available which leverages fine-grained footprint compatible standard cells for power reduction and faster timing closure in digital designs

SUNNYVALE, Calif. — (BUSINESS WIRE) — April 20, 2010Nangate Inc, the leading supplier of digital cell library development and design optimization solutions, today announced the release of the Footprint Compatible module, a solution enabling power reduction and faster timing closure when used with Nangate Design Optimizer™ and MegaLibrary™. The Footprint Compatible module solution will enhance existing standard cell libraries in conjunction with Nangate Library Creator™.

The Footprint Compatible module allows digital designers to improve the performance of digital designs and increase the efficiency of the physical implementation process by introducing fine grain footprint compatible combinational cell variants into the flow. The solution is very efficient for late-stage speed and power optimization enabling fine-tuned cell-sizing to be performed even post-route and is P&R tool agnostic.

“Many of our customers, especially at 40nm where process speed has not seen an appreciable increase over 65nm, are experiencing severe trouble closing timing in the very last stages with traditional flows and libraries,” says Jens Michelsen, VP Professional Services and Nangate Co-founder. “With Nangate’s Footprint Compatible module, customers can more rapidly close design timing, saving weeks of engineer effort as well as gaining the last few percent of frequency performance that is essential for success in the next generation of CPU core, wireless and networking applications.”

Using the Footprint Compatible Module solution, leakage power reduction is achieved by performing in-place-optimization (IPO) using fine-grained channel length optimized variants of commonly used cells without disrupting final timing and physical routing. Designs which are very difficult to close on critical timing with traditional flows benefit from late-stage IPO using footprint compatible drive-strength and skew variants, a particularly efficient method that does not disrupt existing metal routing and parasitics.

"At NXP, we leapt from 90nm to 45nm to create the world’s first 45nm SOC for digital consumer. It was a large and complex platform and the cost advantage of 45nm was considerable. However at 45nm, design boundaries are narrowing, increasing variability and parasitic effects and high power density and leakage considerations. Timing closure is a real headache," commented Andrew Appleby, formerly Physical Design Manager at NXP Semiconductors, now at CSR Ltd. "The ability to do extensive post route optimization, without disrupting routing parasitics, particularly in areas of high congestion is the key to smooth design closure. It’s analogous to performing key-hole surgery…no painful collateral damage! Footprint compatible ECO cells are a powerful and flexible way to unlock the problem, reduce ECO cycles and development costs."

“We are very excited about the release of the Footprint Compatible module,” says Ole C. Andersen, Co-founder and CEO at Nangate Inc. “It further extends Nangate’s existing design optimization solutions and enables today’s digital designers to achieve higher performance and lower power designs with greater efficiency.”

About Nangate

Nangate, a leader in Electronic Design Automation (EDA) software and physical silicon intellectual property (IP) for Integrated Circuits offers tools and services for physical library IP creation, characterization, optimization and validation. Nangate’s solution enables IC power, yield loss and costs to be significantly reduced, while increasing performance and productivity. The solution integrates seamlessly with all major EDA SoC design flows. Nangate’s MegaLibrary concept, a very large pre-validated standard cell library in conjunction with Nangate Design Optimizer, provides fabless companies with benefits only custom designers have had access to in the past.



Contact:

Nangate Inc.
Jens C. Andersen
+1 408 541 1992
Email: Email Contact




Review Article Be the first to review this article

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise