nSys Announces Functional Coverage Test Suites for Major Standards/ Protocols

Newark — March 10, 2010 — nSys Design Systems, offering the world’s largest portfolio of Verification IPs, announced the availability of Functional Coverage Test Suites for its nSys Verification Suite (nVS) portfolio. The biggest challenge for Verification managers is to know when to stop verifying. With the advent of SystemVerilog, Coverage Driven Methodology is increasingly being used for measuring verification completeness. Coverage Driven Methodology checks whether all possible significant combinations of variables, assertions & transitions have been covered in verification.

“Our large customer base and deep knowledge of protocols has helped us define the most comprehensive set of coverage bins for each protocol/ standard,” says Atul Bhatia, CEO, nSys. “Achieving 100% Functional Coverage is a time consuming, iterative process. nSys’ test suites are ready-to-use, and help achieve 100% Functional Coverage in a single iteration.”

“We currently offer Functional Coverage Test Suites for all our major products, and the same will be available for our complete portfolio by the end of this quarter,” shared Atul.

About Functional Coverage Test Suites:
Functional Coverage is one of the most important components of constrained random verification strategy. 100% functional coverage means one has verified all possible aspects of the design. nSys facilitates designers in achieving complete, faster coverage by helping to check the entire functionality of their standards-based ASIC/ SoC designs.

About nSys: nSys offers the World’s Largest portfolio of Verification IPs for standard interfaces/ protocols such as PCIe Gen3/ Gen2/ Gen1, PCI-X, PCI, SR-IOV, Ethernet (100/ 40/ 10/ 1G), Interlaken, USB 3.0/2.0, SATA 3.0, SAS 3.0, ATAPI, AXI, APB, AHB, DDR3/2… Each nVS consists of BFM, Monitors, Assertion-based Checkers and Test Suites for Compliance Testing & Functional Coverage. All nVS are available in native SystemVerilog (OVM/ VMM) & Verilog, with option of Source Code. The nVS family of VIPs is integrated to work with popular languages, like ‘e’, SystemC, OpenVera and VHDL on all commonly used simulators and platforms. nSys also offers Verification Services like Independent Verification Services, SystemVerilog Migration and Verification Consulting. For more information, please visit www.nsysinc.com



Contact:


Prachi Khaneja
nSys Design Systems Pvt. Ltd.
E-mail: Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Diversity: Really, who cares
More Editorial  
Jobs
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
DownStream: Solutions for Post Processing PCB Designs
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy