Cyclic Design Releases Advanced BCH Error Correction IP for Next Generation NAND Flash Applications

Cyclic Design announces advanced BCH ECC, supporting the next generation flash memory devices that require higher levels of error correction codes (ECC). Companies can preserve their investment in existing NAND flash hardware and software solutions by upgrading to this ECC infrastructure.

Austin, TX — February 09, 2010 — Cyclic Design ( cyclicdesign.com) has announced the availability of its BCH ECC solution for next-generation NAND flash controllers. This IP supports 1KB correction blocks with up to 32 bits of ECC per block, enabling support for NAND flash devices that will be on the market within the next year. With this IP, companies can preserve their investment in existing NAND flash hardware and software by upgrading only the error correction portion of their design instead of buying and integrating a new controller design.

Over the past several years, vendors have gradually increased the ECC capabilities in their NAND flash controllers to accommodate the ever-increasing bit error rates of NAND flash. Most controllers today support 16-bit corrections over 512 byte blocks, which is sufficient for today's MLC flash devices.

Next generation NAND flash, however, will require stronger error correction to maintain acceptable levels of data integrity. To accomplish this, error correction must be performed over 1KB data blocks with much higher levels of ECC - typically ECC24 or ECC28. The change in block size requires a full redesign of the ECC logic, which can be a daunting challenge for companies without ECC expertise.

According to Eric Deal, founder of Cyclic Design, "NAND controllers are typically integrated very tightly with other I/O logic, so it does not make sense to replace an existing solution with a brand new controller. Companies now have the option of replacing just the error correction logic, minimizing both hardware and software development costs."

Cyclic Design's IP is available in verilog and is designed for use in both standalone NAND flash controllers as well as high-performance SSD applications, where the error correction can be shared among several channels of NAND flash. It supports programmable selection of block sizes and ECC levels and is parametrized to support a variety of performance and ECC options. The design runs at 300 MHz in the TSMC 45nm LP process and is also compatible with FPGA applications.

About Cyclic Design, LLC

Cyclic Design provides IP and consulting services for the semiconductor industry. The company specializes in ECC and NAND flash technology but has a broad base of experience through its founder, Eric Deal, who has over 15 years of industry experience.

For additional information and data sheets on Cyclic Design ECC solutions,



Contact:


Eric Deal
Founder/Consultant
Cyclic Design, LLC
Tel.: 512-600-2147
http://cyclicdesign.com




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs


Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Upcoming Events
2017 IoT Developers Conference at Santa Clara Convention Center California - Apr 26 - 27, 2017
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Verific: SystemVerilog & VHDL Parsers
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy