Ukalta Engineering Announces Ultra-Compact AWGN IP Library

Edmonton, Canada — December 29, 2009 — Ukalta Engineering today announced the commercial availability of its Gaussian noise generator Intellectual Property (IP) cores. With the smallest footprint, best accuracy and highest throughput currently available on the market these IP cores provide an ideal solution for bit-error rate testing of communication systems over additive white Gaussian noise (AWGN) channels.

The AWGN IP is offered in several versions, trading off compactness for probability density function (PDF) accuracy. For instance, the 7.1 sigma AWGN IP core (UGNG-71) exhibits a PDF that deviates less than 0.2% up to 7.1 standard deviations and generates over 400 million Gaussian samples per second using fewer than 1% of the available logic resources on contemporary FPGAs.

Availability
The AWGN IP cores are available immediately as device-independent Verilog or VHDL source code. For further information visit our website at www.ukalta.com or contact Ukalta Engineering at Email Contact

About Ukalta Engineering

Ukalta Engineering is a Canadian company focused on bringing a multidisciplinary approach to solving problems in the wireless test equipment domain. With seasoned ASIC and FPGA design experience and advanced knowledge of wireless communication systems, Ukalta is strategically positioned as an engineering solutions provider in the wireless industry. Ukalta Engineering endeavours to improve the design and development cycles of wireless products of its customers through the provision of innovative and cost-effective products for channel emulation. For more information, please visit our website at www.ukalta.com



Contact:


Leendert van den Berg
Ukalta Engineering Corporation
E-mail: Email Contact
Phone: +1 (780) 701-1917 ext. 201




Review Article Be the first to review this article

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Blue Pearl: Best kept Secret in EDA
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise