European SystemC User Group Meeting to be Held Dec. 1; Co-located with IP-ESC 2009 in Grenoble

Technical User Presentations Explore Virtual Platforms, Power Analysis, SoC Modeling and More

GRENOBLE, France — (BUSINESS WIRE) — November 23, 2009 — Open SystemC Initiative:

WHO: The Open SystemC Initiative (OSCI), an independent, non-profit organization dedicated to supporting and advancing SystemC™ as an industry-standard language for electronic system-level (ESL) design, announced the European SystemC User Group (ESCUG) will host its twentieth meeting Dec. 1, 2009 in Grenoble, France. For the first time, the meeting will be co-located with IP-ESC 2009, a technical conference focused on intellectual property (IP) based system-on-chip (SoC) design. Event registration as well as a full agenda for ESCUG is available at www.systemc.org.

WHAT/WHEN/WHERE:

ESCUG 20 Meeting
Tuesday, December 1st, 2009, 15:30 - 18:30
World Trade Center, Grenoble, France
Room Makalu
Registration and agenda: http://www.systemc.org/news/events/

Co-located with the IP-ESC Conference 2009: http://www.design-reuse.com/ipesc09/

AGENDA:

 
 
15:30

Opening Remarks

Stefan Laemmermann, University of Tuebingen, DE
 
15:35

OSCI Forum

 

OSCI General Update

Markus Willems, OSCI, DE
 

Configuration, Control and Inspection Working Group Update

Markus Willems, OSCI, DE
 
16:00

SystemC User's Forum

 

HW/SW CoDesign Experiences Based on a Virtual Platform of FPGA Systems

Guy Bois, Cofounder Space Codesign Systems, CA
 

Virtual Prototyping with SystemC from a User's Perspective

Volkan Esen, Infineon, DE
 

SoC Modeling Abstraction Levels

Puneet Arora, CircuitSutra, IN
 
17:05

Break with Refreshments

 
17:20

SystemC User's Forum

 

Accelerating USB 3.0 Software Development with Virtual Platforms

Shortening USB 3.0 product development cycles using TLM-2.0 compliant transaction-level models

Markus Willems, Synopsys, DE
 

The Growing Modeling Requirements of the Aerospace Sector

Mark Burton, Greensocs, U.K.
 

Extension of SystemC Framework Towards Power Analysis: The PKtool Simulation Environment

Giovanni Vece, Massimo Conti, University of Ancona, IT
 
18:30 pm

Close


1 | 2  Next Page »



Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise