Lawrence Loh Promoted to Vice President of Worldwide Applications Engineering at Jasper Design Automation

MOUNTAIN VIEW, Calif. — (BUSINESS WIRE) — November 5, 2009 — Jasper Design Automation, provider of advanced formal technology solutions, today announced that Lawrence Loh has been promoted to Vice President of Worldwide Applications Engineering. In his new role, Loh will continue and expand his responsibility for the company’s applications engineering and methodology development, reporting directly to Jasper President and CEO, Kathryn Kranen.

Loh was formerly Jasper’s Director of Application Engineering and has been with the company for seven years. Prior experience includes verification and emulation engineering for MIPS, and Verification Manager for Infineon’s successful LAN Business Unit. Loh is a graduate of California Polytechnic State University (BSEE) and San Diego State for his MSEE. He holds four U.S. Patents on formal technologies.

“I am very pleased to announce this well-deserved promotion,” said Kranen. “Lawrence has made significant contributions to verification science, and his combination of practical design experience and deep theoretical understanding of our technology make him ideally suited to perform brilliantly in his new role.”

“Jasper continues to lead in the development and delivery of breakthrough verification solutions,” Loh said. “I am excited to be part of the leadership team for these efforts, and welcome the opportunity to work with our engineers and customers to solve the real-world challenges of verifying complex silicon devices.”

About Jasper Design Automation

Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on the state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 100 successful chip deployments. Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Japan. Visit www.jasper-da.com for Targeted ROI: reducing risks; increasing design, verification and reuse productivity; and accelerating time to market.

Jasper Design Automation and the Jasper Design Automation logo are trademarks or registered trademarks of Jasper Design Automation, Inc. All other trademarks mentioned are the property of their respective companies.



Contact:

lochpr for Jasper Design Automation
Jim Lochmiller, 541-292-0959
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Verification Engineer for Ambarella at Santa Clara, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy