Lawrence Loh Promoted to Vice President of Worldwide Applications Engineering at Jasper Design Automation

MOUNTAIN VIEW, Calif. — (BUSINESS WIRE) — November 5, 2009 — Jasper Design Automation, provider of advanced formal technology solutions, today announced that Lawrence Loh has been promoted to Vice President of Worldwide Applications Engineering. In his new role, Loh will continue and expand his responsibility for the company’s applications engineering and methodology development, reporting directly to Jasper President and CEO, Kathryn Kranen.

Loh was formerly Jasper’s Director of Application Engineering and has been with the company for seven years. Prior experience includes verification and emulation engineering for MIPS, and Verification Manager for Infineon’s successful LAN Business Unit. Loh is a graduate of California Polytechnic State University (BSEE) and San Diego State for his MSEE. He holds four U.S. Patents on formal technologies.

“I am very pleased to announce this well-deserved promotion,” said Kranen. “Lawrence has made significant contributions to verification science, and his combination of practical design experience and deep theoretical understanding of our technology make him ideally suited to perform brilliantly in his new role.”

“Jasper continues to lead in the development and delivery of breakthrough verification solutions,” Loh said. “I am excited to be part of the leadership team for these efforts, and welcome the opportunity to work with our engineers and customers to solve the real-world challenges of verifying complex silicon devices.”

About Jasper Design Automation

Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on the state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 100 successful chip deployments. Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Japan. Visit www.jasper-da.com for Targeted ROI: reducing risks; increasing design, verification and reuse productivity; and accelerating time to market.

Jasper Design Automation and the Jasper Design Automation logo are trademarks or registered trademarks of Jasper Design Automation, Inc. All other trademarks mentioned are the property of their respective companies.



Contact:

lochpr for Jasper Design Automation
Jim Lochmiller, 541-292-0959
Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

True Circuits:

Featured Video
Jobs
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Senior DSP Architect / System Engineer for General Dynamics Mission Systems at Scottsdale, AZ
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Upcoming Events
FPGA 2017 at 350 Calle Pincipal, Marriott Hotel Monterey CA - Feb 22 - 24, 2017
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy