Subscribe for a chance to win an iPad.
Verific
Juniper Chooses Synopsys as Its Primary EDA Partner
E-mail |
  • Print | Rate | Review me | More EDA News
  • Bookmark and Share

    MOUNTAIN VIEW, Calif., Oct. 30 /PRNewswire-FirstCall/ -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that Juniper Networks has signed a multi-year business agreement establishing Synopsys as its primary EDA partner. Under the new agreement, Juniper will use Synopsys' Galaxy(TM) Implementation and Discovery(TM) Verification Platforms to meet their expanding chip development needs.

    "Synopsys has played a key role in helping us execute on our broad open foundry strategy, including the successful migration of some of our leading designs to advanced process nodes," said R.K. Anand, executive vice president of Foundation Technologies at Juniper Networks. "Most recently, with the help of tools from Synopsys we were able to design and bring to market our latest Junos(R) Trio chipset that enables the delivery of Juniper's MX-3D platforms. By deepening our collaboration with Synopsys, we can continue to deliver on the promise of a connected world through leadership in both silicon design and high performance network architecture."

    This latest agreement between the two companies expands Juniper's use of Synopsys' extensive portfolio of products and consulting services. These products include the Synopsys Galaxy(TM) Implementation Platform's IC Compiler place-and-route technology, Design Compiler(R) Ultra synthesis, Formality(R) power-aware equivalence checking, DFT Compiler, PrimeTime(R) SI signal integrity analysis, and StarRC(TM) parasitic extraction; the Discovery(TM) Verification Platform's VCS(R) and HSPICE(R) simulators for functional and analog mixed signal (AMS) verification; and DesignWare(R) IP.

    "Technology leaders like Juniper Networks achieve success through innovation in both silicon and system design, and therefore strategically align with partners who share the same passion and commitment to developing breakthrough technology," said Aart de Geus, chairman and CEO of Synopsys. "Synopsys greatly values the relationship we have built with Juniper over the years and through multiple program successes, and we look forward to serving their advancing technology needs as they strive to keep pace with the rapid and global evolution in network infrastructure."

    About Synopsys

    Synopsys, Inc. (NASDAQ: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 65 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.

    Synopsys, Design Compiler, DesignWare, Discovery, Eclypse, Formality, Galaxy, HSPICE, PrimeTime, StarRC and VCS are trademarks or registered trademarks of Synopsys, Inc. Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

        Editorial Contact:
        Yvette Huygen
        Synopsys, Inc.
        650-584-4547
        yvetteh@synopsys.com
    
        Investor Contact:
        Lisa Ewbank
        Synopsys, Inc.
        650-584-1901
    

    Web site: http://www.synopsys.com/




    Review Article Be the first to review this article
    Synopsys - In-Design Webinars


     Jobs
    Virtual Platform Model Developer for Marvell Semiconductor at Santa Clara, CA
    Technology Development Engineering Intern for Actel Corporation at Mountain View, CA
    Product Marketing Manager for Actel Corporation at Mountain View, CA
    Electrical Engineer RF/Digital Design for Motorola, Inc. at SCHAUMBURG, IL
    Product Engineering Manager - Taiwan for Actel Corporation at Hsinchu, Taiwan
     Upcoming Events
    S4D 2010 Conference at Southampton United Kingdom - Sep 15 - 16, 2010
    GSA Emerging Opportunities Expo & Conference  September 16, 2010 / Santa Clara, CA



    Click here for Internet Business Systems © 2010 Internet Business Systems, Inc.
    +1 (408) 850-9246 — Contact Us, or visit our other sites:
    AECCafe - Architectural Design and EngineeringTechJobsCafe - Technical Jobs and ResumesGISCafe - Geographical Information Services	MCADCafe - Mechanical Design and EngineeringNanotechCafe - Nanotechnology ResourcesPrinted Circuit Board Engineering and ManufacturingShareCG  - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
      Privacy Policy