eASIC Announces New ASIC-in-a-Box Design Kits

Design Kits Significantly Simplify ASIC Design

SANTA CLARA, Calif. — (BUSINESS WIRE) — September 28, 2009 — eASIC Corporation, a provider of NEW ASIC devices, today announced the immediate availability of two ASIC-in-a-Box design kits that enable ASIC design to be widely accessible and thereby reverse the trend of declining ASIC design starts. Through simplifying the design flow, the design kits empower engineers who are unfamiliar with ASIC design to now complete designs at a fraction of the cost and time compared to traditional standard cell ASICs.

Nextreme NEW ASICs are uniquely constructed to help simplify design, verification and silicon processing steps within the overall flow. Designers are able to focus their effort mainly on achieving their desired functionality and timing and not on arduous complex tasks such as power mesh design, signal integrity, test insertion, clock insertion, STA, ATPG, formal verification and LVS/DRC as they do with traditional standard cell ASICs. The NEW ASIC-in-a-Box design kits provide software and documentation for completing and implementing Nextreme chip designs, and also deliver board design and debug guidelines for designing systems that incorporate Nextreme devices.

“Our NEW ASIC-in-a-Box design kits dispel the myth that ASICs are difficult, risky and expensive to design,” commented Jasbinder Bhoot, Vice President of Marketing at eASIC Corporation. “eASIC has completed over 100 tape outs and delivered over 100 prototype designs in less than two years using the flow and tools that are now available in the ASIC-in-Box kits. Our new design kits make ASIC design affordable, accessible and achievable for everyone.”

Design Kit Contents

The NEW ASIC-in-a-Box Design Kits contain the following items:

  • eASIC’s eTools software suite that includes easy to use utilities for configuring PLLs/clocks, assigning pins/pads, generating memories and post placement configuration and DRC
  • Magma DA’s Blast RTL software for performing synthesis and placement
  • Documentation and design tutorials to accelerate design implementation
  • JTAG programming cable for configuration and debug
  • Technical support website access

Designers can choose from one of two design kits depending on their preferred choice for handoff deliverables. For more information on the Nextreme NEW ASIC-in-a-Box Design Kits, or to request a free 30-day evaluation, visit www.easic.com.

Availability and Pricing

The Nextreme NEW ASIC-in-a-Box Design Kits are available now. Pricing is available from eASIC sales representatives.

About eASIC

eASIC is a fabless semiconductor company offering breakthrough NEW ASIC devices aimed at dramatically reducing the overall cost and time-to-production of customized semiconductor devices. Low-cost, high-performance and fast-turn ASIC and System-on-Chip designs are enabled through patented technology utilizing Via-layer customizable routing. This innovative fabric allows eASIC to offer a new generation of ASICs with significantly lower up-front costs than traditional ASICs.

Privately held eASIC Corporation is headquartered in Santa Clara, California. Investors include Khosla Ventures, Kleiner Perkins Caufield and Byers (KPCB), Crescendo Ventures, Advanced Equities Incorporated and Evergreen Partners. For more information on eASIC please visit www.eASIC.com



Contact:

eASIC Corporation
Press:
Narinder Lall, 408-855-9200
Email Contact




Review Article Be the first to review this article
 True Circuits: IOT PLL

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise