Tensilica Chief Scientist Joins Panel Discussion at EE Times Virtual Conference: System-on-Chip, Designing Next Generation SOCs

SANTA CLARA, CA -- (MARKET WIRE) -- Sep 14, 2009 --


What: EE Times Virtual Conferences are interactive events that incorporate online learning, live chat, active movement in and out of exhibit booths and sessions, vendor presentations and contests. The final panel discussion of the day at the System-on-Chip, Designing Next Generation SOCs virtual conference will cover "Economics of Next Generation SOC Design: A Node Too Far?" This panel will examine the state of the economics of different forms of SOC design, delve into specific areas of increasing costs (verification, etc.) and try to ascertain whether there is any relief on the horizon.

Who: Grant Martin, Chief Scientist, Tensilica

When: Wednesday, September 16, 5:00 - 6:00 p.m. ET

Where: This is a virtual conference so participants can join from any computer. For more information, visit http://www.eetimes.com/soc/

About Tensilica

Tensilica, Inc. -- the leader in customizable dataplane processors -- is a semiconductor IP licensor recognized by the Gartner Group as the fastest growing semiconductor IP supplier in 2008. Dataplane Processor Units (DPUs) combine the best capabilities of CPUs and DSPs while delivering 10-to-100-times the performance because they can be customized using Tensilica's automated design tools to meet specific dataplane performance targets. Tensilica's DPUs power SOC designs at system OEMs and five out of the top 10 semiconductor companies for products including mobile phones, consumer electronics devices (including digital TV, Blu-ray Disc players, broadband set top boxes and portable media players), computers, and storage, networking and communications equipment. For more information on Tensilica's patented, benchmark-proven DPUs visit www.tensilica.com.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Contact:
Erika Powelson
Powelson Communications for Tensilica
831-424-1811

Email Contact





Review Article Be the first to review this article
CST: Webinar November 9, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise