Real Intent Showcases Innovative Automatic Verification Software for ASIC and FPGA Designs at Verify2009 in Japan

TOKYO and SUNNYVALE, CA -- (MARKET WIRE) -- Sep 10, 2009 --


Who:

Real Intent, Inc., the innovator in automating the intelligence of formal technologies for electronic design verification, is among the leading Electronic Design Automation (EDA) companies who are supporting and exhibiting at Verify2009 in Japan.

What:

Real Intent will feature demonstrations of its families of automatic verification software at Verify2009. This includes Ascent™, the complete solution for early functional verification; Meridian™, the most precise, comprehensive and innovative Clock Domain Crossing (CDC) solution in the market; and PureTime™, the best-in-class, comprehensive constraints validation solution with glitch-aware exception verification.

When/Where:

 

Friday, September 18, 2009
Exhibition 12:00 - 17:00
Tokyo Conference center Shinagawa (Tokyo Minato-ku port south)
Tokyo, Japan

Information

For more information about Real Intent, please visit www.realintent.com, contact Email Contact or Real Intent KK in Japan at Email Contact or +81-3-6459-7115.

For more information about Verify2009, please contact Email Contact.

About Real Intent

Real Intent is the innovator in automating the intelligence of formal techniques for design verification. This technology is being used to solve critical problems encountered by design and verification teams worldwide. Real Intent's family of products dramatically improves the functional verification efficiency of leading edge ASICs and FPGAs devices.

Real Intent is headquartered at 505 North Mathilda Avenue, Suite 210, Sunnyvale, CA 94085, phone: +1 (408) 830-0700 fax: +1 (408) 737-1962, Web: www.realintent.com, e-mail: Email Contact, Twitter: RealIntent.

Ascent, Meridian, and PureTime are trademarks of Real Intent, Inc.

All other trademarks and trade names are the property of their respective owners.

 

Add to Digg Bookmark with del.icio.us Add to Newsvine


Press Contacts

Carol Hallett

VP of Worldwide Sales and Marketing

+1-408-830-9303

Email Contact

 

Georgia Marszalek

Valley PR LLC for Real Intent

+1-650-345-7477

Email Contact

 

 





Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec Simulator Evaluate Now

Featured Video
Jobs
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Design Verification Engineer for intersil at Morrisville, NC
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise