Rambus to Present New Innovations and Demonstrate High-Speed Memory Technologies at Denali MemCon

(BUSINESS WIRE) — June 23, 2009 Rambus Inc.:

Who:

  Rambus Inc.
 

Where:

Denali MemCon 2009
Hyatt Regency Santa Clara
5101 Great America Parkway
Santa Clara, CA
Booth #15
 

When:

June 22-24, 2009
 

Join Rambus at MemCon 2009 for papers, demonstrations, and displays of its high-performance memory technology innovations including:

Rambus Demos and Displays

  • Silicon demonstration of a complete XDR™ memory system running at data rates up to 7.2Gbps with superior power efficiency. The XIO memory controller demonstrates bi-modal operation with support for both XDR DRAM as well as next-generation XDR2 DRAM.
  • The Mobile Memory Initiative featuring a silicon test vehicle achieving 4.3Gbps data rate at best-in-class power efficiency.

Rambus Presentations

Wednesday, June 24 - 9:45 a.m. – 10:15 a.m.

  • Michael Ching, director of Strategic Development, will discuss the future of main memory subsystems beyond DDR3 SDRAM, which must attain faster data rates than 1600MHz while maintaining low power, access efficiency and competitive cost. This discussion will also outline some of the key challenges facing future main memory, and the Rambus innovations that can be applied to advance the main memory roadmap.

Wednesday, June 24 - 4:00 p.m. – 4:30 p.m.

  • Fred Ware, Technical Director, will discuss the increasing application demands of mobile consumer platforms and the performance importance of the underlying memory subsystems. This discussion will outline innovations developed by Rambus as part of its Mobile Memory Initiative and how these technologies address the issues of scalability, power efficiency, power state exit latency, clock recovery, signal integrity, and low-cost packaging.

1 | 2  Next Page »



Review Article Be the first to review this article
CST: Webinar September 14, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise