Renesas Technology to Release SH-MobileR2R Application Processor with HD Video Playback and Recording Support for PNDs, Car Navigation Systems and IP Security Cameras

SAN JOSE, Calif. — (BUSINESS WIRE) — May 27, 2009 Renesas Technology America, Inc., today announced the release of the SH-MobileR2R (product name: SH7724), the third product in the SH-MobileR Series*1 of application processors for mobile devices designed for multimedia applications such as video and audio. The new SH-MobileR2R is intended for use in IP security cameras, car navigation systems and personal navigation devices (PNDs) supporting the terrestrial digital TV broadcast standard and delivers enhanced performance, including the ability to play and record high-definition (1,280 × 720 pixels, abbreviated below as HD) video. Sample shipments will begin in August.

The main features of the SH-MobileR2R are summarized below.

(1) Terrestrial digital TV broadcast support and HD video playback and recording
Terrestrial digital TV broadcast support is provided by the VPU5F (Video Processing Unit 5F) high-performance multi-codec video processing IP, which supports the H.264/MPEG-4 AVC*2 (abbreviated below as H.264) video compression standard used in several models of terrestrial digital broadcasts for mobile applications. In the SH-MobileR2R, the VPU5F delivers approximately 2.5 times the processing performance of the earlier SH-MobileR2, enabling encoding (recording) and decoding (playback) of HD video at 30 frames per second (fps).
MPEG-4 encoding/decoding and VC-1*3 decoding are also supported, providing compatibility with a wide range of video applications such as HD video cameras. It is also possible to add support for terrestrial digital broadcast formats used outside of Japan, such as DVB-H*4, which is used in Europe; DMB*5, which is used in South Korea; and CMMB*6, which is used in China.
(2) Two camera module interfaces combined with VPU5F and JPU
There are two CEUs (Capturing Engine Unit) in the Video I/O which support up to 5M pixel image capture. The VPU5F has the flexibility to encode 1 channel of HD encode stream or 2 channels of standard-definition (720x480 pixels), abbreviated below as SD encode streams. The JPU (JPEG Processing Unit) supports the Motion JPEG encode stream. The SH-MobileR2R enables implementation of multiple video streams with different type of codec using a single chip.
(3) High operating frequency of 500 MHz for high-performance processing of tasks such as simultaneous two-screen display
The SH-MobileR2R is built around the SH-4A high-performance CPU core, which is also incorporated in products designed for high-end built-in car navigation systems and integrates a floating-point processing unit (FPU) to improve the efficiency of video and audio processing. In the SH-MobileR2R, the maximum operating frequency of the CPU has been boosted to 500 MHz, approximately 1.3 times as fast as the existing product, SH-MobileR2. When operating at 500 MHz, general processing performance is 900 million instructions per second (MIPS) and FPU processing performance is 3.5 giga [billion] floating-point operations per second (GFLOPS). This enables parallel processing of multiple applications, such as simultaneous dual-screen display of both the car navigation system screen and a rear monitor screen, and provides ample processing power to handle a general-purpose OS such as Windows ® CE* 7 or Linux* 8 , either of which imposes a larger processing load than a custom OS would.
As in the existing SH-MobileR2, the SH-MobileR2R integrates on-chip 64 kilobytes of primary cache memory (32 kilobytes each for instructions and data) and a full 256 kilobytes of secondary cache memory (for both instructions and data). This contributes to faster software processing. In addition, the synchronous DRAM (SDRAM) interface supports connections to both 1.8 V DDR2 (Double Data Rate 2) and MobileDDR, which is very useful for battery-powered devices requiring low power consumption.
(4) Full complement of high-performance peripheral functions for multimedia applications
For map rendering, the SH-MobileR2R integrates a 2-D graphics accelerator that delivers better rendering performance than the existing SH-MobileR2. This enables high-quality map rendering at high speed.
For audio processing, the SH-MobileR2R has a 24-bit dedicated audio DSP that supports compression formats that include Advanced Audio Coding (AAC), MP3, and Windows Media Audio (WMA)* 7 with plenty of processing power to spare. Since the 24-bit dedicated audio DSP also handles the aacPlus(Advanced Audio Coding Plus)* 9 audio compression format used by terrestrial digital broadcasts, this processing no longer needs to be performed by software. The resulting reduction in the CPU’s processing load is equivalent to approximately 50 MHz. This reduces power consumption, enabling TV broadcasts to be watched for a longer period of time.
The many on-chip peripheral functions include a 24-bit TFT color LCD controller, a USB 2.0 Host/Function module (with high-speed data transfer mode support), an ATAPI controller for connecting a hard disk or DVD drive, an SD* 10 host controller with support for high-speed data transfer mode, and an Ethernet MAC (Media Access Control) controller for applications such as IP security cameras that supports connection to a 10M/100M bps (bits per second) Ethernet LAN. This full complement of high-performance functions helps to reduce the number of components in the system and to lower the overall cost while maintaining excellent performance.
Software solutions are provided for the total system, including video middleware supporting H.264, MPEG-4, and Windows Media Video (WMV)* 9 , and audio middleware supporting aacPlus.

1 | 2 | 3 | 4  Next Page »

Review Article Be the first to review this article
Featured Video
More Editorial  
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy