Real Intent Announces Real Verification News, Invites Electronics Community to Subscribe

San Jose, California - April 16, 2009- Real Intent  Inc., the innovator in automating the intelligence of formal techniques for design verification, announced today that it is inviting the electronics community to subscribe to its newsletter, Real Verification News. The newsletter covers the latest news, events, viewpoints and information about Real Intent. To subscribe, please email Email Contact. To see the latest issue, please visit www.realintent.com .

"Our goal with the newsletter is to keep people informed about the exciting advancements at Real Intent," said Carol Hallett, VP of Worldwide Sales and Marketing, Real Intent.  "This quarterly newsletter has proven to be a successful communication tool."

About Real Intent's Intelligent Design Verification Software

Real Intent's software products include AscentTM, automatic functional verification software; Conquest, static, formal Assertion-Based Verification (ABV) software; Meridian CDCTM and Meridian FPGATM for Clock Domain Crossing (CDC) verification; and PureTimeTM, the most accurate verifier for Synopsys Design Constraint (SDC) timing exceptions, such as false and multi-cycle paths.

About Real Intent

Real Intent is extending breakthrough formal technology to critical problems encountered by design and verification teams worldwide. Real Intent's products dramatically improve the functional verification efficiency of leading-edge application specific integrated circuit (ASIC), system-on-chip (SoC) and Field Programmable Gate Array (FPGA) devices. Over 40 major electronics design houses worldwide use Real Intent software.

 

Real Intent is headquartered at 505 North Mathilda Avenue, Suite 210, Sunnyvale, CA 94085, phone: (408) 830-0700 fax: (408) 737-1962, web: www.realintent.com, e-mail: Email Contact, Twitter: RealIntent.

 

-end-

 

Press contacts:

Georgia Marszalek

Valley PR LLC for Real Intent

+1-650- 345-7477

Email Contact

 

Meridian CDC, Meridian FPGA, Conquest, Ascent, and PureTime are trademarks of Real Intent, Inc.

All other trademarks and trade names are the property of their respective owners.


 

 

 




Review Article Be the first to review this article
 True Circuits: Ultra PLL

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise