Synopsys IC Compiler Zroute Wins EDN Innovation Award

MOUNTAIN VIEW, Calif., April 2 /PRNewswire/ -- MOUNTAIN VIEW, Calif., April 2 /PRNewswire-FirstCall/ -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design and manufacturing, today announced that IC Compiler Zroute has been selected by EDN as the winner of this year's Innovation Award in the 'EDA: Design Creation and IP' category. Zroute is a new state-of-the-art full-chip router, built from the ground up to address forward-looking challenges in chip complexity and manufacturability. Held Monday in San Jose, California, EDN's 19th Annual Innovation Awards ceremony honored a diverse group of electronics engineers and the ground-breaking products they produce.

"Its on-average 10X routing speed-up, coupled with enhanced features to address manufacturability, have moved IC Compiler Zroute into broad usage within a few months of its initial production release," said Antun Domic, senior vice president and general manager of Synopsys' Implementation Group. "We continue to help solve our customers' most pressing issues in design productivity. This award from EDN, recognizing the value delivered by Zroute, demonstrates how Synopsys continues to lead through technical innovation."

Synopsys introduced Zroute into IC Compiler to address emerging design and design-for-manufacturing (DFM) challenges. Zroute offers three important differentiators: state-of-the-art routing technology, concurrent DFM optimizations, and near-linear multi-threading performance increase throughout. In addition to providing a boost in routing speed of 10X on average using mainstream quad-core compute platforms, Zroute provides superior via-optimizations, significantly enhanced lithography-friendly routing patterns, and overall faster design closure. Zroute has been available as a standard capability in IC Compiler since the 2008.09 release, offering an alternate choice for routing technology which can be enabled by customers as required. Zroute is in active production use world-wide, across a diverse set of applications.

The EDN Innovation program relies on a multitier process to choose finalists and winners. Working in panels organized by area of expertise, EDN's technical editors select finalists from the large number of deserving entries nominated each fall. After the list of finalists is published, EDN's worldwide audience of electronics engineers and engineering managers vote via online ballot. These reader votes are combined with the votes of EDN's editorial staff and consulting editor to determine the winners.

"EDN editors evaluated hundreds of submissions to determine the products we would present to our readers as finalists in 26 categories for EDN's 19th Annual Innovation Awards," said Rick Nelson, EDN editor-in-chief. "With its focus on multicore architectures and DFM problem solving, Zroute was a strong contender, and readers and editors voted it the winner in the 'EDA: Design Creation and IP' category."

About Synopsys

Synopsys, Inc. (NASDAQ: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.

Synopsys is a registered trademark of Synopsys, Inc. Any other trademarks mentioned in this release are the intellectual property of their respective owners.

    Editorial Contacts:
    Sheryl Gulizia
    Synopsys, Inc.
    650-584-8635
    sgulizia@synopsys.com

    Lisa Gillette-Martin
    MCA, Inc.
    650-968-8900 ext. 115
    lgmartin@mcapr.com

Web site: http://www.synopsys.com/




Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise