Synfora CTO to Give Tutorial on Reducing Design Time with Algorithmic Synthesis at ESC Silicon Valley

MOUNTAIN VIEW, Calif.—(BUSINESS WIRE)—March 30, 2009— At the Embedded Systems Conference (ESC) on March 31, 2009, in San Jose, California, Vinod Kathail, Chief Technology Officer at Synfora, Inc., will be giving a tutorial on algorithmic synthesis tools and methodologies that allow the design and verification of application accelerators directly from sequential C algorithms.

The presentation, “Algorithmic Synthesis of Application Engines from C/C++ Algorithms,” will be given at 8:00 AM as part of the “Improve Productivity at the HW/SW Interface” track. It will discuss the use of algorithmic synthesis to design complex, multi-block application accelerators and their associated bus/memory/stream interconnects from C algorithms, including the verification and system validation of the resulting RTL.

Who:

  Synfora, Inc.
 

What:

Technical presentation on using algorithmic synthesis to reduce design and verification time of multi-block application accelerators
 

When:

Tuesday, March 31, 2009, 8:00 AM -- 9:15 AM
 

Where:

Embedded Systems Conference (ESC) Silicon Valley 2009
McEnery Convention Center
San Jose, California
Room C3
 

The ESC Silicon Valley 2009 is being held March 30 – April 2 at the McEnery Convention Center in San Jose, California.

About Synfora, Inc.

Synfora, Inc. is the premier provider of algorithmic synthesis tools used to design complex systems-on-chips (SoCs) and FPGAs. Synfora's technology helps to reduce design costs, dramatically speed chip development, and reduce time-to-market. Synfora serves customers worldwide in the audio, video, imaging, wireless, and security segments of the integrated circuit (IC) design market. The company's investors are ATA Ventures, Foundation Capital, U.S. Venture Partners, Wafra, and Xilinx. For the latest information on Synfora, please visit http://www.synfora.com .

1 | 2  Next Page »



Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Jobs
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise