Virage Logic Executives Slated to Speak at Key Industry Events

FREMONT, Calif.—(BUSINESS WIRE)—March 6, 2009— Virage Logic Corporation (NASDAQ:VIRL), the semiconductor industry's trusted IP partner, announced today that some of the company’s key executives have been invited to speak at upcoming industry events.

Dr. Alex Shubat, Virage Logic’s president and CEO, will be a featured speaker at the 12th Annual Semico Summit being held at the Camelback Inn in Scottsdale, Arizona, on March 8-10, 2009. The Semico Summit will feature industry leaders addressing the outlook of the semiconductor industry, including Dr. Shubat speaking on “Manufacturing: Managing Cost and Risk.”

Virage Logic’s Dr. Yervant Zorian, vice president and chief scientist, is known as one of the industry’s leading authorities on Design for Manufacturing (DFM) and will be featured at the 10th International Symposium on Quality Electronic Design ( ISQED) in a dinner panel discussion titled, “DFM: Insurance Policy or Secret Weapon?” taking place from 6:30-8:30 pm on March 17, 2009, at the DoubleTree Hotel in San Jose, California.

The upcoming Government Microcircuit Applications Critical Technology Conference ( GOMACTech 2009), being held on March 16-19, 2009 at the DoubleTree Hotel Universal in Orlando, Florida, will feature Virage Logic’s Joel Rosenberg, senior marketing director, presenting a technical paper on, “Embedded Flash on a CMOS Logic Process Enables Security on Deep Submicron Designs.”

About Virage Logic

Virage Logic is a leading provider of semiconductor intellectual property (IP) for the design of complex integrated circuits. The company's highly differentiated product portfolio includes embedded SRAMs, embedded NVMs, embedded test and repair, logic libraries, memory development software, and interface IP solutions. As the industry's trusted semiconductor IP partner, foundries, IDMs and fabless customers rely on Virage Logic to achieve higher performance, lower power, higher density and optimal yield, as well as shorten time-to-market and time-to-volume. For further information, visit http://www.viragelogic.com.

All trademarks are the property of their respective owners and are protected herein.



Contact:

Virage Logic Corporation
Sabina Burns, 510-743-8115
Email Contact
or
McClenahan Bruer Communications
Tarah Hartzler, 503-546-1014
Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
Peggy AycinenaIP Showcase
by Peggy Aycinena
ARM: A Gnawing Sense of Unease
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy