Virage Logic’s Executive Chairman and Chief Financial Officer to Present at the Security Research Associates’ 5th Annual Winter Technology Conference

FREMONT, Calif.—(BUSINESS WIRE)—March 2, 2009— Virage Logic Corporation (Nasdaq: VIRL), the semiconductor industry's trusted IP partner, announced today that J. Daniel McCranie, executive chairman, and Brian Sereda, chief financial officer, will be presenting at the 5th Annual Winter Technology Conference hosted by Security Research Associates to be held at the Omni Hotel in San Francisco on Monday, March 9, 2009 at 9:30 a.m. pacific time.

A live webcast and replay of Virage Logic’s presentation will be available at http://www.wsw.com/webcast/sra8/virl/ or on the investor relations page of the Virage Logic web site at www.viragelogic.com.

About Virage Logic Corporation

Virage Logic is a leading provider of semiconductor intellectual property (IP) for the design of complex integrated circuits. The company’s highly differentiated product portfolio includes embedded SRAMs, embedded NVMs, embedded test and repair, logic libraries, memory development software, and interface IP solutions. As the industry’s trusted semiconductor IP partner, foundries, IDMs and fabless customers rely on Virage Logic to achieve higher performance, lower power, higher density and optimal yield, as well as shorten time-to-market and time-to-volume. For further information, visit www.viragelogic.com.

All trademarks are the property of their respective owners and are protected herein.



Contact:

Virage Logic Corporation
Brian Sereda, 510-360-8017
Chief Financial Officer
Email Contact




Review Article Be the first to review this article
Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
Peggy AycinenaIP Showcase
by Peggy Aycinena
ARM: A Gnawing Sense of Unease
More Editorial  
Jobs
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy