TI EDA Executive Mike Fazeli Joins Atrenta Team

SAN JOSE, Calif.—(BUSINESS WIRE)—February 25, 2009— Atrenta Inc., the leading provider of Early Design Closure® solutions to radically improve design efficiency throughout the IC design flow, today announced that Mike Fazeli has joined the Atrenta executive team as vice president of strategic development. Fazeli reports to Dr. Ajoy Bose, chairman, president and CEO of Atrenta and will focus on strategic initiatives to accelerate the growing presence and benefits of Atrenta tools in IC design flows across the globe.

“Mike is a talented leader with a passion for R&D efficiency - he truly understands the power of design flow optimization,” said Ajoy Bose. “As Atrenta enters its next phase of growth, I am delighted to have an executive with such deep semiconductor experience on our team. I am confident that Mike will help us enter new relationships and provide increased value to Atrenta users.”

Fazeli is a 27 year veteran of the semiconductor industry. He has held a variety of senior management positions at Texas Instruments, including the development of worldwide EDA strategies for TI business units. He has led many successful initiatives for TI in the U.S. and Europe to improve design productivity, unify design flows and optimize EDA vendor support. Fazeli holds a Master of Science degree in Engineering from the University of Texas at Arlington.

“The EDA industry plays a significant role in improving the design productivity required to meet the complexity, performance and time-to-market demands of chips today and in the future. Collaborative and strategic development throughout the semiconductor ecosystem will be needed to realize the true potential of EDA,” said Mike Fazeli. “As I enter the next phase of my career, I want to be able to partner with semiconductor leaders to harness the full power of EDA and address the growing challenges faced by the industry. Atrenta is a company that understands the importance of partnerships, and is poised to make substantial contributions to the industry in terms of design productivity. I look forward to helping Atrenta realize its full potential.”

About Atrenta

Atrenta is the leading provider of Early Design Closure® solutions to radically improve design efficiency throughout the IC design flow. Customers benefit from Atrenta tools and methodologies to capture design intent, explore implementation alternatives, validate RTL and optimize designs early, before expensive and time-consuming detailed implementation. With over 150 customers, including the world’s top 10 semiconductor companies, Atrenta provides the most comprehensive solution in the industry for Early Design Closure. For more information, visit www.atrenta.com. Atrenta, Right from the Start!

Atrenta, the Atrenta logo, SpyGlass, and Early Design Closure are registered trademarks of Atrenta Inc. All others are the property of their respective holders.

This press release contains forward-looking statements. Atrenta disclaims any obligation and does not undertake to update or revise the forward-looking statements in this press release.


Atrenta Inc.
Charu Puri, +1-408-467-4254
Corporate Marketing
Email Contact
Lee PR
Ed Lee, +1-650-363-0142
Email Contact

Review Article
  • EDA to the rescue February 26, 2009
    Reviewed by 'Pitch Monk'
    Everyone is cursing that EDA is going down the tube. It may be a fact, but it also offers a good resting place for people like Mike. If veteran EDA buyers like Mike (and Herve of NXP), run away and hide behind various EDA companies (BTW, Herve has found an asylum in Synopsys), who is going to buy EDA products? I think this may be the beginning of end for EDA companies who dont innovate.

      Was this review helpful to you?   (Report this review as inappropriate)

For more discussions, follow this link …
 True Circuits: IOT PLL


Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Design Verification Engineer for intersil at Morrisville, North Carolina
Applications Engineer for intersil at Palm Bay, Florida
Upcoming Events
Decoding Formal Club Meeting Featuring Formal Talks by ArterisIP and Cisco at 2099 Gateway Place, Suite 560 San Jose CA - Mar 20, 2018
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
ESC Conference Boston at boston MA - Apr 18 - 19, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise